Analog Devices Inc. LTC2919CMS-5#PBF
- Part No.:
- LTC2919CMS-5#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
LTC2919CMS-5#PBF.pdf
- Description:
- IC SUPERVISOR 3 CHANNEL 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,254
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2919CMS-5#PBF from Analog Devices is a precision triple/dual-input supply monitor IC designed for UV/OV supervision of 5V, 3.3V, and 2.5V systems. It features two adjustable 0.5V-threshold inputs with ±1.5% accuracy over temperature, a third fixed VCC UVLO (4.35V nominal), open-drain RST/OUT1/OUT2 outputs, and configurable polarity via three-state SEL pin - used in core voltage monitoring for desktop/server power sequencing.
For engineers reviewing the LTC2919CMS-5#PBF datasheet, LTC2919CMS-5#PBF pinout, LTC2919CMS-5#PBF application, or LTC2919CMS-5#PBF equivalent, key selection criteria include its ±1.5% threshold accuracy, 200ms internal reset timeout, 50µA quiescent current, 6.5V shunt-regulated VCC operation, and support for negative-supply offset monitoring via 1V buffered REF output.
Technical Context
The LTC2919CMS-5#PBF implements dual independent comparators with user-selectable input polarity (positive/negative UV/OV) controlled by the three-state SEL pin, enabling flexible fault detection across mixed-polarity supplies. Its VCC UVLO is factory-trimmed to 4.35V (–10% of 5V) with ±0.075V accuracy over 0°C to 70°C.
Reset behavior is governed by a configurable timeout: internal 200ms timer (TMR = GND), external capacitor (9ms/nF), or disabled (TMR = VCC). All outputs (RST, OUT1, OUT2) are open-drain, guaranteed low down to VCC = 0.5V, and support pull-up voltages exceeding VCC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC UVLO Threshold | 4.35V nominal (–10% of 5V), ±0.075V accuracy over 0°C to 70°C - enables precise 5V supply brownout detection |
| ADJ Input Threshold | 495–505 mV (±1.5%), tight tolerance ensures reliable UV/OV trip points for externally divided supplies |
| Quiescent Current | 50 µA typical at 5V - supports micropower system monitoring without burdening standby rails |
| Reset Timeout Options | Internal 200ms, external capacitor (9ms/nF), or disabled - eliminates need for external RC timing components in many designs |
| REF Output | 1.000V buffered reference, ±10mV accuracy, ±1mA drive - provides stable offset for negative-supply monitoring circuits |
| VCC Shunt Regulation | 6.5V nominal, allows direct connection to supplies up to 6V or high-voltage operation with series resistor |
| Operating Temperature | 0°C to 70°C - commercial-grade rating suitable for desktop, networking, and industrial embedded applications |
Pinout & Package
Package: 10-Lead Plastic MSOP (3mm × 3mm), exposed pad optional, RoHS-compliant lead-free finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SEL (Pin 1) | Three-state polarity select input | Configures ADJ1/ADJ2 as positive UV/–OV, mixed, or negative UV/–OV - no external components required |
| VCC (Pin 2) | Power supply input | Accepts 0.5V–6V directly; internal 6.5V shunt regulator enables safe operation from higher voltages with series resistor |
| OUT1 (Pin 3) | Open-drain status output | Asserts low when ADJ1 is invalid per selected polarity - supports level-shifted pull-ups and wired-OR logic |
| OUT2 (Pin 4) | Open-drain status output | Asserts low when ADJ2 is invalid per selected polarity - independent of OUT1 for dual-rail fault isolation |
| RST (Pin 5) | Open-drain inverted reset output | Held low until both ADJ inputs and VCC are valid for full timeout period - ensures clean system reset sequencing |
| GND (Pin 6) | Ground reference | Common return for all analog and digital circuitry; exposed pad (DFN only) may be tied to GND for thermal improvement |
| REF (Pin 7) | Buffered 1V reference output | Sources/sinks ±1mA; drives capacitive loads ≤1000pF - used to bias resistive dividers for negative-supply monitoring |
| TMR (Pin 8) | Reset timeout control | Logic state selects internal 200ms, external capacitor timing, or comparator-mode bypass - defines RST assertion duration |
| ADJ2 (Pin 9) | Adjustable input 2 | 0.5V threshold comparator input; polarity set by SEL - monitors second supply rail or OV/UV condition |
| ADJ1 (Pin 10) | Adjustable input 1 | 0.5V threshold comparator input; polarity set by SEL - primary rail monitor with independent status output |
Key Features
| Feature | Design Value |
|---|---|
| Polarity-selectable dual inputs | SEL pin configures ADJ1/ADJ2 for positive UV, negative OV, or mixed polarity - enables single IC to monitor +5V UV and –12V OV simultaneously |
| Triple-supply monitoring | Combines two adjustable inputs + VCC UVLO (4.35V) - eliminates need for separate supervisors for core, I/O, and auxiliary rails |
| Glitch-immune timing | Proprietary propagation delay filtering + programmable timeout prevents false resets from load transients or noise spikes |
| Low-voltage output drive | RST/OUT1/OUT2 guaranteed low with VCC ≥ 0.5V - ensures deterministic reset during deep brownout or partial power-up |
| Space-constrained packaging | 10-lead MSOP (3mm × 3mm) footprint - reduces PCB area vs. legacy 16-pin SOIC supervisors while maintaining full functionality |
Applications
| Desktop Power Sequencing | Network Server Core Monitoring |
|---|---|
Use Scenario: Supervising +5V main rail and +3.3V standby rail during cold boot and hot-swap events in ATX-compliant motherboards. IC Role / Device Role / Timing Role: LTC2919CMS-5#PBF acts as primary UV/OV supervisor, asserting RST until both rails stabilize within tolerance and hold for 200ms. Use Value: Prevents CPU lockup from marginal 5V rail by enforcing strict 4.35V UVLO and eliminating false triggers from PCIe slot insertion transients. |
Use Scenario: Monitoring dual-core voltage domains (VDD_CPU and VDD_IO) in 1U rack servers with tight thermal constraints. IC Role / Device Role / Timing Role: LTC2919CMS-5#PBF independently supervises each domain via ADJ1/ADJ2, with OUT1/OUT2 feeding FPGA fault logic and RST coordinating system-wide reset. Use Value: Enables selective domain shutdown without full system reset - improves serviceability and uptime in carrier-grade infrastructure. |
| Automotive Infotainment Supply | Industrial PLC I/O Module |
Use Scenario: Validating 5V microcontroller supply and isolated CAN transceiver rail in head-unit ECUs operating across –40°C to 85°C ambient. IC Role / Device Role / Timing Role: LTC2919CMS-5#PBF uses REF output to offset ADJ2 for monitoring –12V CAN bus supply, while ADJ1 watches +5V MCU rail. Use Value: Single-chip solution replaces discrete op-amp + comparator + reference - reduces BOM count and qualification effort for AEC-Q100-compliant designs. |
Use Scenario: Detecting undervoltage on 24V field power and overvoltage on 5V logic rail in modular PLC backplanes with hot-swap capability. IC Role / Device Role / Timing Role: LTC2919CMS-5#PBF configures ADJ1 for 24V UV (via resistor divider) and ADJ2 for 5V OV, with RST disabling I/O modules before damage occurs. Use Value: 50µA quiescent current extends battery backup runtime; 6.5V VCC shunt allows direct connection to unregulated 28V vehicle supply without LDO. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supply monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3808G33DBVR | Single 3.3V fixed UVLO; no adjustable inputs, no negative monitoring, no REF output | Only monitors one rail; requires external circuitry for dual-rail or negative-supply supervision | Choose for cost-sensitive, single-rail 3.3V applications where flexibility is not required |
| MAX6816EUT+T | Quad 0.63V threshold comparator; no integrated UVLO, no REF, no TMR timeout control | Lacks VCC supervision and programmable reset timing - needs external RC network and reference | Use when discrete comparator flexibility is needed but system-level reset coordination is handled elsewhere |
Compared with TPS3808G33DBVR and MAX6816EUT+T, the LTC2919CMS-5#PBF delivers integrated triple monitoring, polarity configurability, and 1V buffered reference in a single MSOP package - reducing component count and layout complexity for multi-rail systems requiring ±1.5% threshold accuracy.
Availability
LTC2919CMS-5#PBF is available at Aetrix Electronics and suitable for desktop computing, network server power management, and industrial PLC I/O modules requiring stable component supply, long-term lifecycle support, and commercial-temperature-grade reliability.
Supply support for LTC2919CMS-5#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The LTC2919CMS-5#PBF belongs to Analog Devices' precision power monitoring product line, engineered for high-accuracy, low-power, multi-rail supervision in space-constrained computing and infrastructure systems.
FAQ
What is the VCC UVLO threshold for LTC2919CMS-5#PBF?
The LTC2919CMS-5#PBF has a factory-trimmed VCC UVLO threshold of 4.35V (–10% of 5V), specified with ±0.075V accuracy over its 0°C to 70°C operating range. This value is fixed for the -5 variant and does not require external configuration. The LTC2919CMS-5#PBF uses this threshold to assert RST during 5V rail brownout, ensuring reliable system reset before logic corruption occurs.
How does the SEL pin configure polarity on LTC2919CMS-5#PBF?
The SEL pin on the LTC2919CMS-5#PBF selects ADJ1/ADJ2 input polarity via three states: tied to VCC (both positive UV), left open (ADJ1 positive UV, ADJ2 negative OV), or tied to GND (both negative UV). Each configuration determines whether the comparator trips on voltage falling below (UV) or rising above (OV) the 0.5V threshold. The LTC2919CMS-5#PBF requires no external components to implement any of these modes.
Can LTC2919CMS-5#PBF monitor negative supplies?
Yes, the LTC2919CMS-5#PBF monitors negative supplies using its buffered 1V REF output as an offset reference. When SEL is configured for negative polarity, ADJ1 or ADJ2 detects when a negative rail's magnitude falls below the threshold (e.g., –4.3V for a –5V supply), signaling undervoltage. The LTC2919CMS-5#PBF supports this natively without external op-amps or level shifters.
What reset timeout options does LTC2919CMS-5#PBF support?
The LTC2919CMS-5#PBF offers three reset timeout modes: internal 200ms timer (TMR = GND), external capacitor timing (9ms/nF, e.g., 22nF → 200ms), or disabled comparator mode (TMR = VCC). The timeout begins only after both ADJ inputs and VCC are valid. This flexibility allows the LTC2919CMS-5#PBF to replace discrete RC networks while maintaining precise timing control.
Is LTC2919CMS-5#PBF compatible with higher-voltage supplies?
Yes - the LTC2919CMS-5#PBF integrates a 6.5V shunt regulator on VCC, enabling direct connection to supplies up to 6V. For voltages above 6V (e.g., 12V, 24V), a series current-limiting resistor must be added to keep VCC input current ≤10mA. The LTC2919CMS-5#PBF datasheet provides resistor calculation guidance based on supply min/max and REF load current.
LTC2919CMS-5#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 3
- Voltage - Threshold:
- 4.425V, Adj, Adj
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-MSOP
LTC2919CMS-5#PBF FAQ
1.How can I place an order for LTC2919CMS-5#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2919CMS-5#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2919CMS-5#PBF reliable?
The price and inventory of LTC2919CMS-5#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2919CMS-5#PBF is usually 5 days.
3.What payment methods are accepted for LTC2919CMS-5#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2919CMS-5#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2919CMS-5#PBF?
LTC2919CMS-5#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2919CMS-5#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2919CMS-5#PBF?
For technical support, including LTC2919CMS-5#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2919CMS-5#PBF requirements.
6.How does Aetrix verify that LTC2919CMS-5#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2919CMS-5#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2919CMS-5#PBF meets industry standards.
7.What is the process for return or replacement of LTC2919CMS-5#PBF?
All LTC2919CMS-5#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2919CMS-5#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2919CMS-5#PBF part is unused and in its original packaging.
Return procedure for LTC2919CMS-5#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2919CMS-5#PBF Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

