Analog Devices Inc. LTC2919IMS-3.3#PBF
- Part No.:
- LTC2919IMS-3.3#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
LTC2919IMS-3.3#PBF.pdf
- Description:
- IC SUPERVISOR 3 CHANNEL 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:200
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2919IMS-3.3#PBF from Analog Devices is a precision triple-input voltage supervisor IC for system power monitoring, featuring two 0.5V adjustable UV/OV inputs with ±1.5% threshold accuracy over –40°C to +85°C, a dedicated 3.3V VCC UVLO monitor (2.871V–2.970V), open-drain RST/OUT1/OUT2 outputs, and configurable reset timeout via TMR pin. It enables robust fault detection in multi-rail embedded systems.
For engineers reviewing the LTC2919IMS-3.3#PBF datasheet, LTC2919IMS-3.3#PBF pinout, LTC2919IMS-3.3#PBF application, or LTC2919IMS-3.3#PBF equivalent, this page delivers verified specifications, polarity-selectable dual-input monitoring logic, internal 200ms reset timeout behavior, buffered 1V reference for negative rail offset, and MSOP-10 package layout guidance - all confirmed from Analog Devices' official Rev. A datasheet.
Technical Context
The LTC2919IMS-3.3#PBF implements dual independent comparator-based monitoring channels with user-selectable input polarity (positive/negative UV or OV) via its three-state SEL pin, enabling flexible fault detection across mixed-signature rails. Its third monitoring channel is a fixed –10% UVLO on VCC, calibrated for 3.3V nominal supply (2.871V min, 2.970V max).
Reset assertion is synchronized across all monitored inputs: RST remains low until both ADJ inputs and VCC are valid for the full timeout period (200ms internal, external capacitor-programmable, or disabled). Glitch rejection is achieved through propagation delay filtering (50–800 µs) and no hysteresis outside comparator mode - preserving ±1.5% threshold accuracy without degrading trip-point precision.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC UVLO Threshold | 2.871V–2.970V (–10% of 3.3V, guaranteed over –40°C to +85°C) |
| ADJ Input Threshold | 492.5mV–507.5mV (0.5V nominal, ±1.5% accuracy over full temp range) |
| Quiescent Current | 50µA typical (enables micropower operation in always-on monitoring) |
| Reset Timeout Options | Internal 200ms (TMR = GND), external capacitor (9ms/nF), or disabled (TMR = VCC) |
| Reference Output | 0.985V–1.015V buffered 1V REF (±1mA load capability, no bypass required) |
| Output Type | Open-drain RST, OUT1, OUT2 (guaranteed low down to VCC = 0.5V, supports >VCC pull-ups) |
| Supply Range | VCC = 0.5V–6V (6.5V shunt regulator enables high-voltage operation with series resistor) |
Pinout & Package
Package: 10-Lead Plastic MSOP (3mm × 3mm), exposed pad not present (DFN-only feature), RoHS-compliant lead-free finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SEL (Pin 1) | Three-state polarity select input | Determines ADJ1/ADJ2 polarity: VCC = both positive, OPEN = ADJ1+ / ADJ2−, GND = both negative - no external components needed |
| VCC (Pin 2) | Power supply input | Operates as direct supply (≤6V) or shunt-regulated input (>6V); also serves as third monitor input with –10% UVLO |
| OUT1 (Pin 3) | Open-drain output 1 | Asserts low when ADJ1 is invalid per selected polarity; requires external pull-up; compatible with 3.3V logic |
| OUT2 (Pin 4) | Open-drain output 2 | Asserts low when ADJ2 is invalid per selected polarity; independent of OUT1; supports level-shifted pull-ups |
| RST (Pin 5) | Open-drain inverted reset output | Asserts low if any monitored input (ADJ1, ADJ2, or VCC) fails; held low for full timeout after recovery |
| GND (Pin 6) | Ground reference | Primary return path for all analog and digital circuitry; must be low-impedance connection |
| REF (Pin 7) | Buffered 1V reference output | Provides stable offset for negative-supply monitoring circuits; drives up to 1mA; no bypass capacitor required |
| TMR (Pin 8) | Reset timeout control | Configures timeout: GND = 200ms internal, cap-to-GND = 9ms/nF, VCC = comparator mode (no timeout) |
| ADJ2 (Pin 9) | Adjustable input 2 | 0.5V threshold comparator input; polarity set by SEL; tie to GND if unused (with SEL = GND or OPEN) |
| ADJ1 (Pin 10) | Adjustable input 1 | 0.5V threshold comparator input; polarity set by SEL; tie to REF if unused (with SEL = VCC or OPEN) |
Key Features
| Feature | Design Value |
|---|---|
| Polarity-selectable dual inputs | SEL pin configures ADJ1/ADJ2 as (+)UV/(–)OV, (+)UV/(+)UV, or (–)UV/(–)UV - eliminates need for external polarity-reversal circuitry |
| Triple independent monitoring | Simultaneous supervision of two adjustable rails + third fixed 3.3V VCC UVLO - reduces BOM count vs discrete supervisors |
| Guaranteed low output at low VCC | RST/OUT1/OUT2 sink to ≤0.15V at VCC = 0.5V - ensures clean reset assertion during brownout and power-up sequencing |
| Glitch-immune timing architecture | No hysteresis-induced accuracy loss; propagation delay filtering (50–800 µs) + programmable timeout prevent false triggers from transients |
| Space-constrained packaging | 10-lead MSOP (3mm × 3mm) footprint - fits dense PCB layouts while maintaining thermal performance (θJA = 120°C/W) |
Applications
| Industrial PLC Power Sequencing | Automotive Infotainment Core Supply Monitor |
|---|---|
|
Use Scenario: Monitoring 3.3V core logic rail and 5V I/O rail in programmable logic controller with cold-start requirements. IC Role / Device Role / Timing Role: LTC2919IMS-3.3#PBF acts as primary supervisor: VCC monitors 3.3V rail, ADJ1 monitors 5V via resistor divider, SEL = VCC configures both for positive UV detection. Use Value: Internal 200ms reset timeout ensures stable boot before firmware execution; buffered REF avoids need for external op-amp in bias networks. |
Use Scenario: Validating battery-backed 3.3V microcontroller supply and isolated CAN transceiver 5V rail in automotive head unit. IC Role / Device Role / Timing Role: LTC2919IMS-3.3#PBF provides AEC-Q100-compliant monitoring: VCC tracks 3.3V MCU supply, ADJ2 monitors 5V CAN rail, SEL = OPEN enables mixed-polarity fault coverage. Use Value: ±1.5% threshold accuracy over –40°C to +85°C guarantees reliable brownout detection across temperature extremes; low 50µA ICC extends backup battery life. |
| Network Switch ASIC Voltage Guardbanding | Medical Imaging FPGA Power Integrity |
|
Use Scenario: Enforcing tight guardbands on 1.2V FPGA core and 2.5V transceiver supplies in enterprise switch line card. IC Role / Device Role / Timing Role: LTC2919IMS-3.3#PBF supervises dual rails using REF-based offset: ADJ1 monitors 1.2V via REF-referenced divider, ADJ2 monitors 2.5V similarly, SEL = GND sets negative polarity for UV detection. Use Value: Buffered 1V REF enables precise sub-1V monitoring without external references; glitch filtering prevents spurious resets during packet-burst current transients. |
Use Scenario: Ensuring fail-safe power-up of radiation-hardened FPGA in portable ultrasound device with dual 3.3V/1.8V rails. IC Role / Device Role / Timing Role: LTC2919IMS-3.3#PBF serves as redundant supervisor: VCC checks main 3.3V supply, ADJ1 monitors 1.8V via resistor network, TMR = GND enforces deterministic 200ms reset hold time. Use Value: Guaranteed low output at VCC = 0.5V prevents floating reset states during battery-switchover; MSOP package supports reflow-compatible medical-grade assembly. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6326–33D3+ | Single 3.3V UV detector only; no dual adjustable inputs or polarity selection; fixed 140ms timeout | Only monitors VCC; cannot supervise auxiliary rails or support negative supplies | Choose only when monitoring a single 3.3V rail with no auxiliary voltage supervision needs |
| TPS3808G33DBVR | Single 3.3V supervisor with adjustable delay (5ms–10s); no ADJ inputs, no REF output, no polarity control | Lacks dual-rail monitoring, negative supply support, and buffered reference for offset applications | Select when simplicity and long-delay flexibility outweigh multi-rail supervision requirements |
Compared with MAX6326–33D3+ and TPS3808G33DBVR, the LTC2919IMS-3.3#PBF uniquely integrates triple monitoring (VCC + two ADJ), polarity-selectable inputs, and a buffered 1V reference - enabling compact, accurate supervision of mixed-signature, multi-rail systems without external components.
Availability
LTC2919IMS-3.3#PBF is available at Aetrix Electronics and suitable for industrial PLCs, automotive infotainment systems, and medical imaging equipment requiring stable component supply with guaranteed –40°C to +85°C operation and AEC-Q100-aligned reliability.
Supply support for LTC2919IMS-3.3#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The LTC2919IMS-3.3#PBF belongs to Analog Devices' precision voltage supervisor product line, engineered for space-constrained, multi-rail systems demanding ±1.5% threshold accuracy, low quiescent current, and flexible polarity configuration without external components.
FAQ
What is the exact VCC UVLO threshold range for LTC2919IMS-3.3#PBF?
The LTC2919IMS-3.3#PBF has a guaranteed VCC undervoltage lockout threshold of 2.871V to 2.970V over its full operating temperature range (–40°C to +85°C), corresponding to –10% of nominal 3.3V supply with ±0.5% tolerance margin. This specification is explicitly defined in the Electrical Characteristics table under VCC(UVLO) for the -3.3 variant and applies regardless of SEL or TMR configuration.
How does the SEL pin configure polarity for ADJ1 and ADJ2 on LTC2919IMS-3.3#PBF?
On the LTC2919IMS-3.3#PBF, the SEL pin selects polarity combinations: tied to VCC configures both ADJ1 and ADJ2 for positive UV detection; left open configures ADJ1 for positive UV and ADJ2 for negative UV; tied to GND configures both for negative UV. This mapping is defined in Table 1 of the datasheet and requires no external resistors or logic - the internal decode circuitry handles all three states directly.
Can LTC2919IMS-3.3#PBF monitor negative voltages, and how is that implemented?
Yes, the LTC2919IMS-3.3#PBF can monitor negative voltages using its buffered 1V REF output as an offset reference. When SEL is configured for negative polarity, ADJ1 or ADJ2 detects undervoltage when the negative rail exceeds –0.5V (i.e., becomes less negative), enabling –5V or –15V supply monitoring. The REF pin provides the stable 1V bias needed to interface with standard resistor dividers referenced to negative rails.
What are the valid reset timeout options for LTC2919IMS-3.3#PBF, and how are they selected?
The LTC2919IMS-3.3#PBF offers three reset timeout modes: internal 200ms (TMR pin tied to GND), external capacitor-programmed (9ms/nF, CTMR to GND), or disabled/comparator mode (TMR tied to VCC). These are mutually exclusive configurations specified in the Pin Functions section and validated in the Timing Diagram (Figure 2919 TD). No additional enable pins or register writes are required - selection is purely hardware-based.
Is the REF output of LTC2919IMS-3.3#PBF required to have a bypass capacitor?
No, the REF output of LTC2919IMS-3.3#PBF does not require and should not use a bypass capacitor. The datasheet explicitly states "This pin does not require a bypass capacitor, nor is one recommended" due to internal buffering optimized for capacitive loads up to 1000pF. Adding external capacitance beyond this may degrade transient response and cause instability in REF-dependent monitoring circuits.
LTC2919IMS-3.3#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 3
- Voltage - Threshold:
- 2.921V, Adj, Adj
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-MSOP
LTC2919IMS-3.3#PBF FAQ
1.How can I place an order for LTC2919IMS-3.3#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2919IMS-3.3#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2919IMS-3.3#PBF reliable?
The price and inventory of LTC2919IMS-3.3#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2919IMS-3.3#PBF is usually 5 days.
3.What payment methods are accepted for LTC2919IMS-3.3#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2919IMS-3.3#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2919IMS-3.3#PBF?
LTC2919IMS-3.3#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2919IMS-3.3#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2919IMS-3.3#PBF?
For technical support, including LTC2919IMS-3.3#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2919IMS-3.3#PBF requirements.
6.How does Aetrix verify that LTC2919IMS-3.3#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2919IMS-3.3#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2919IMS-3.3#PBF meets industry standards.
7.What is the process for return or replacement of LTC2919IMS-3.3#PBF?
All LTC2919IMS-3.3#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2919IMS-3.3#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2919IMS-3.3#PBF part is unused and in its original packaging.
Return procedure for LTC2919IMS-3.3#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2919IMS-3.3#PBF Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

