Analog Devices Inc. LTC2919IMS-5#TRPBF
- Part No.:
- LTC2919IMS-5#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
LTC2919IMS-5#TRPBF.pdf
- Description:
- IC SUPERVISOR 3 CHANNEL 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,224
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2919IMS-5#TRPBF from Analog Devices is a triple-input precision voltage supervisor IC for system power monitoring, featuring two 0.5V adjustable inputs with ±1.5% threshold accuracy over –40°C to +85°C, a fixed 5V supply UVLO input (2.5V nominal trip), open-drain RST/OUT1/OUT2 outputs, and selectable polarity via three-state SEL pin - used in industrial power sequencing and automotive core supply monitoring.
For engineers reviewing the LTC2919IMS-5#TRPBF datasheet, LTC2919IMS-5#TRPBF pinout, LTC2919IMS-5#TRPBF application, or LTC2919IMS-5#TRPBF equivalent, key selection considerations include its dual adjustable UV/OV monitoring capability, internal 200ms reset timeout, buffered 1V reference for negative rail offset, 50µA quiescent current, and MSOP-10 package compatibility with space-constrained embedded systems.
Technical Context
The LTC2919IMS-5#TRPBF implements dual independent comparator channels with user-configurable polarity (positive/negative UV or OV) via SEL pin logic, plus a third dedicated VCC UVLO monitor for 5V supplies (2.175V–2.250V trip range). Its glitch-filtered propagation delay (50–800µs) and programmable reset timeout (internal 200ms, external capacitor, or disabled) ensure robust fault response under transient conditions.
It integrates a 6.5V shunt regulator on VCC for high-voltage operation (up to 6V direct, >6V with series resistor), a buffered 1.000V reference (±10mV accuracy, ±1mA drive), and low-voltage output pull-down capability down to VCC = 0.5V - enabling reliable reset assertion during brownout and power-up sequences in mixed-rail systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC UVLO Threshold | 2.175V to 2.250V for 5V supply - guarantees reset assertion if main 5V rail drops below 10% nominal. |
| ADJ Input Threshold | 495–505mV (±1.5%) - enables precise UV/OV detection of auxiliary rails using external resistor dividers. |
| Quiescent Current | 50µA typical - supports always-on monitoring in battery-backed or low-power industrial systems. |
| Reset Timeout Options | Internal 200ms, external capacitor (9ms/nF), or disabled - provides flexibility for fast-response or noise-immune reset timing. |
| Reference Output | 1.000V ±10mV, ±1mA drive - supplies stable offset for negative-voltage monitoring without external components. |
| Operating Temp Range | –40°C to +85°C - qualified for extended-temperature industrial and automotive applications. |
| Package | 10-Lead MSOP - 3mm × 3mm footprint compatible with standard reflow and automated assembly. |
Pinout & Package
Package: 10-Lead Plastic MSOP (3mm × 3mm), exposed pad optional, RoHS-compliant, lead-free finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SEL (Pin 1) | Three-state polarity select input | Determines ADJ1/ADJ2 polarity: VCC = both positive, GND = both negative, open = ADJ1 positive / ADJ2 negative. |
| VCC (Pin 2) | Power supply input | Accepts 0.5–6V directly; includes 6.5V shunt regulator for higher-voltage operation with series resistor. |
| OUT1 (Pin 3) | Open-drain status output | Asserts low when ADJ1 is invalid (UV/OV per SEL config); requires external pull-up; tolerates voltages > VCC. |
| OUT2 (Pin 4) | Open-drain status output | Asserts low when ADJ2 is invalid; independent of OUT1; same electrical specs and interface requirements. |
| RST (Pin 5) | Open-drain inverted reset output | Asserts low if any monitored input fails or VCC drops below UVLO; held low for timeout after recovery. |
| GND (Pin 6) | Ground reference | Primary return path for all analog and digital circuitry; connects to PCB ground plane. |
| REF (Pin 7) | Buffered 1V reference output | Stable 1.000V ±10mV source for biasing negative-supply dividers; drives up to 1mA, 1000pF load. |
| TMR (Pin 8) | Reset timeout control | GND = 200ms internal timeout; open = ~400µs min; VCC = comparator mode (no timeout); capacitor = 9ms/nF scaling. |
| ADJ2 (Pin 9) | Adjustable input 2 | 0.5V threshold comparator input; polarity set by SEL; tie to GND if unused (with SEL = GND or open). |
| ADJ1 (Pin 10) | Adjustable input 1 | 0.5V threshold comparator input; polarity set by SEL; tie to REF if unused (with SEL = VCC or open). |
Key Features
| Feature | Design Value |
|---|---|
| Polarity-selectable dual monitoring | Single SEL pin configures ADJ1/ADJ2 for +UV/+OV, –UV/–OV, or mixed-polarity detection without external switches. |
| Triple independent fault detection | Simultaneous monitoring of two adjustable rails + fixed 5V VCC UVLO ensures comprehensive power integrity coverage. |
| Glitch-immune timing architecture | Combined 50–800µs propagation delay and configurable reset timeout prevent false resets from transients or noise. |
| Low-voltage output guarantee | RST/OUT1/OUT2 guaranteed ≤0.15V at VCC = 0.5V - ensures clean logic-low assertion during deep brownout. |
| Integrated 1V buffered reference | Eliminates need for external reference IC when monitoring negative supplies (e.g., –5V, –12V) with offset dividers. |
Applications
| Industrial PLC Power Sequencing | Automotive ADAS Core Supply Monitor |
|---|---|
Use Scenario: Monitoring 5V core, 3.3V I/O, and –5V analog rails in programmable logic controllers during cold-start and load transients. IC Role / Device Role / Timing Role: Triple-input supervisor asserting RST until all rails stabilize within tolerance, with 200ms internal timeout ensuring immunity to startup spikes. Use Value: Prevents firmware execution before stable power, eliminating boot failures in harsh factory environments. |
Use Scenario: Validating 5V camera sensor supply and –5V image signal processor bias rail in autonomous driving ECUs. IC Role / Device Role / Timing Role: Dual adjustable inputs configured for +UV (5V) and –UV (–5V) detection, with SEL = open and REF-based offset dividers. Use Value: Enables single-chip detection of both positive and negative rail undervoltage faults critical to vision system reliability. |
| Telecom Base Station Backup Power | Medical Imaging DC-DC Module Monitor |
Use Scenario: Supervising primary 5V and backup 48V-to-5V converter outputs in cellular infrastructure equipment. IC Role / Device Role / Timing Role: ADJ1 monitors 5V via resistor divider; ADJ2 monitors 48V-derived 5V with scaled divider; VCC UVLO watches main 5V. Use Value: Detects failure of either power path and asserts RST within 200ms to trigger switchover or safe shutdown. |
Use Scenario: Verifying ±15V and +5V supplies powering X-ray detector analog front-ends and FPGA control logic. IC Role / Device Role / Timing Role: ADJ1 = +5V UV, ADJ2 = –15V UV (using REF offset), SEL = GND for dual-negative polarity configuration. Use Value: Guarantees imaging subsystem remains powered only when all critical rails meet strict medical safety thresholds. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3808G33DBVR | Fixed 3.3V UVLO only; no adjustable inputs or negative rail support; 350ms fixed timeout; 2.5µA IQ. | Single-rail monitoring only; unsuitable for dual/mixed-polarity or reference-assisted negative monitoring. | Select when only basic 3.3V supply supervision is required and board space is extremely constrained. |
| MAX6816EUT+T | Single 0.5V adjustable input; no VCC UVLO; no REF output; 1.2ms min timeout; 10µA IQ. | Lacks triple-monitor capability, polarity selection, and buffered reference - cannot replace dual-rail + negative monitoring. | Consider only for simple single-supply UV detection where cost is primary constraint and features are secondary. |
Compared with TPS3808G33DBVR and MAX6816EUT+T, the LTC2919IMS-5#TRPBF uniquely delivers triple independent monitoring (two adjustable + one fixed 5V UVLO), polarity-selectable inputs, and a buffered 1V reference - making it the only option capable of full mixed-rail (±) supervision in a single MSOP-10 package.
Availability
LTC2919IMS-5#TRPBF is available at Aetrix Electronics and suitable for industrial PLCs, automotive ADAS modules, telecom base stations, and medical imaging systems requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LTC2919IMS-5#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets with precision power management solutions.
The LTC2919IMS-5#TRPBF belongs to Analog Devices' precision voltage supervisor product line, designed specifically for robust, multi-rail power integrity monitoring in mission-critical embedded systems where reliability, accuracy, and configurability are essential.
FAQ
What is the exact VCC UVLO threshold range for LTC2919IMS-5#TRPBF?
The LTC2919IMS-5#TRPBF has a VCC UVLO threshold range of 2.175V to 2.250V for 5V nominal supply monitoring, corresponding to a –10% trip point with ±0.5% hysteresis. This specification applies across the full –40°C to +85°C operating temperature range and is guaranteed by design for reliable brownout detection in automotive and industrial applications.
How does the SEL pin configure polarity for ADJ1 and ADJ2 on LTC2919IMS-5#TRPBF?
On the LTC2919IMS-5#TRPBF, the SEL pin sets polarity as follows: tied to VCC configures both ADJ1 and ADJ2 for positive polarity (UV detection), tied to GND configures both for negative polarity (UV detection), and left open configures ADJ1 for positive and ADJ2 for negative polarity - enabling flexible mixed-rail monitoring without external logic.
Can LTC2919IMS-5#TRPBF monitor a –12V supply, and how is it implemented?
Yes, the LTC2919IMS-5#TRPBF can monitor a –12V supply using ADJ1 or ADJ2 with the buffered 1V REF output. A resistor divider between –12V and REF creates a positive voltage at the ADJ pin that crosses 0.5V when the –12V rail drops below its UV threshold - enabling accurate negative-rail supervision without level-shifting ICs.
What is the minimum VCC voltage required for LTC2919IMS-5#TRPBF to assert valid outputs?
The LTC2919IMS-5#TRPBF guarantees RST, OUT1, and OUT2 will drive low with VCC as low as 0.5V - verified by VOL ≤0.15V at 2500µA sink current. This ensures deterministic reset behavior during deep brownout conditions, critical for fail-safe operation in automotive and industrial power systems.
Does LTC2919IMS-5#TRPBF support external capacitor-based reset timeout, and what is the scaling factor?
Yes, the LTC2919IMS-5#TRPBF supports external capacitor-based reset timeout via the TMR pin. The scaling factor is 9ms per nanofarad (9ms/nF), meaning a 2.2nF capacitor yields a ~20ms timeout. Ceramic capacitors with low leakage are recommended for timing accuracy, and values above 1µF (9-second timeout) are not advised due to leakage-induced drift.
LTC2919IMS-5#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 3
- Voltage - Threshold:
- 4.425V, Adj, Adj
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-MSOP
LTC2919IMS-5#TRPBF FAQ
1.How can I place an order for LTC2919IMS-5#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2919IMS-5#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2919IMS-5#TRPBF reliable?
The price and inventory of LTC2919IMS-5#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2919IMS-5#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC2919IMS-5#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2919IMS-5#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2919IMS-5#TRPBF?
LTC2919IMS-5#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2919IMS-5#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2919IMS-5#TRPBF?
For technical support, including LTC2919IMS-5#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2919IMS-5#TRPBF requirements.
6.How does Aetrix verify that LTC2919IMS-5#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC2919IMS-5#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2919IMS-5#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC2919IMS-5#TRPBF?
All LTC2919IMS-5#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2919IMS-5#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2919IMS-5#TRPBF part is unused and in its original packaging.
Return procedure for LTC2919IMS-5#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2919IMS-5#TRPBF Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

