Analog Devices Inc. LTC2925CUF#PBF
- Part No.:
- LTC2925CUF#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Power Supply Controllers, Monitors
- Package:
- 24-WFQFN Exposed Pad
- Datasheet:
-
LTC2925CUF#PBF.pdf
- Description:
- IC POWER SUPPLY CONTROLLER 24QFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,673
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2925CUF#PBF from Analog Devices (formerly Linear Technology) is a multiple power supply tracking and sequencing controller IC designed to coordinate ramp-up/ramp-down of up to four DC/DC supplies in microprocessor, FPGA, and DSP systems. It supports flexible tracking (coincident, offset, ratiometric), adjustable power good timeout (via PGTMR capacitor), electronic circuit breaker protection (50mV sense threshold), and controls three supplies without series FETs while optionally managing a fourth via external N-channel FET gate drive.
For engineers reviewing the LTC2925CUF#PBF datasheet, LTC2925CUF#PBF pinout, LTC2925CUF#PBF application, or LTC2925CUF#PBF equivalent, key selection considerations include its 24-lead QFN (4mm × 4mm) package, 0°C to 70°C operating range, 2.9V–5.5V VCC supply, 0.8V TRACK reference, and integrated remote sense switch (15Ω) for FET voltage-drop compensation.
Technical Context
The LTC2925CUF#PBF implements a wide-range current-mirror-based tracking architecture where each TRACKx pin (TRACK1–TRACK3) is servoed to 0.8V and mirrors current into corresponding FBx pins to force slave supply outputs to track a master signal-either generated by GATE/RAMP capacitor charging or an external FET source. Its ON pin (1.232V threshold, 75mV hysteresis) initiates ramp control with ±10µA sourcing/sinking capability.
It integrates three independent timing functions: SDTMR (shutdown delay), SCTMR (short-circuit timer, 50µA pull-up/2µA pull-down, 1.23V trip), and PGTMR (power good timeout, 10µA pull-up, 1.23V trip). The GATE driver includes a charge pump ensuring ≥5V gate overdrive above VCC, and FAULT/STATUS outputs provide open-drain fault signaling and power-good status indication.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Supply Range | 2.9V to 5.5V - defines minimum input rail for reliable operation and internal bias generation. |
| TRACKx Reference Voltage | 0.8V ±20mV - precise servo point enabling accurate feedback injection into slave supply error amplifiers. |
| GATE Drive Capability | ≥5V above VCC - ensures full enhancement of logic-level N-channel MOSFETs without external level-shifting. |
| Circuit Breaker Threshold | 50mV across sense resistor - sets overcurrent trip point for short-circuit protection of external FET or slave supply. |
| Power Good Timeout Control | Adjustable via PGTMR capacitor - enables configurable delay (e.g., 100ms–1s) before FAULT asserts if PGI remains low. |
| Operating Temperature | 0°C to 70°C - commercial-grade rating suitable for servers, communications equipment, and industrial embedded systems. |
| Package | 24-lead (4mm × 4mm) plastic QFN with exposed pad - compact footprint supporting high-density PCB layouts and thermal dissipation via optional GND connection. |
Pinout & Package
Package: 24-lead (4mm × 4mm) plastic QFN (UF package), exposed pad (Pin 25) - thermally enhanced surface-mount package with 0.5mm lead pitch and optional GND connection for improved thermal performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC (Pin 22) | Positive supply input | Primary power rail (2.9V–5.5V); powers all internal circuits and enables undervoltage lockout at 2.5V. |
| SENSEP / SENSEN (Pins 23/24) | Circuit breaker sense inputs | Differential pair measuring voltage across external sense resistor; triggers protection when ΔV > 50mV for SCTMR timeout duration. |
| ON (Pin 1) | Enable/control input | Active-high start-up control (1.232V threshold); also resets circuit breaker when pulled below 0.4V. |
| SD1/SD2/SD3 (Pins 3/4/5) | Slave shutdown outputs | Open-drain outputs that hold RUN/SS pins of slave supplies low until ON is asserted and ramp begins. |
| RAMPBUF (Pin 6) | Buffered ramp signal output | Low-impedance copy of RAMP voltage; drives TRACKx resistive dividers without loading RAMP node. |
| TRACK1/2/3 (Pins 12/11/9) | Tracking control inputs | 0.8V-referenced current-sourcing nodes; current mirrored to FB1/FB2/FB3 to force slave output tracking behavior. |
| FB1/2/3 (Pins 8/10/13) | Feedback control outputs | Current-driven outputs connected to slave supply feedback nodes; clamp-limited to ≤2.5V to prevent damage. |
| REMOTE (Pin 14) | Remote sense switch | 15Ω analog switch connecting RAMP to REMOTE when GATE > RAMP + 4.9V - compensates for FET/source voltage drop. |
| RAMP (Pin 15) | Ramp buffer input | Master ramp node - tied to GATE (no FET) or FET source (with FET); defines tracking reference for all slave supplies. |
| GATE (Pin 16) | External FET gate driver | Charge-pump-driven output sourcing/sinking ±10µA; pulls low with 20mA during fault for fast FET turn-off. |
| FAULT (Pin 17) | Fault indicator output | Open-drain output pulled low on circuit breaker activation or power good timeout - used for system-level fault signaling and retry control. |
| STATUS (Pin 18) | Power-good status indicator | Open-drain output pulled low until GATE fully charges - indicates all tracked supplies have reached regulation. |
| PGI (Pin 19) | Power good input | Pulled up with 10µA; connects to RST pin of external supply monitor - low state beyond PGTMR timeout triggers FAULT. |
| PGTMR (Pin 20) | Power good timer capacitor node | 10µA current source charges external capacitor; voltage crossing 1.23V while PGI is low initiates power good timeout fault. |
| SCTMR (Pin 21) | Short-circuit timer capacitor node | 50µA pull-up/2µA pull-down current source; voltage crossing 1.23V after sustained >50mV sense voltage triggers immediate GATE turn-off. |
Key Features
| Feature | Design Value |
|---|---|
| Three-supply tracking without series FETs | Enables direct FB-node control of three slave DC/DC converters - eliminates pass-element losses and simplifies layout. |
| Adjustable power good timeout | Configurable via external PGTMR capacitor - prevents system hang if downstream supply monitor fails to assert PGI within defined window. |
| Integrated electronic circuit breaker | Monitors current via external sense resistor (50mV threshold) and latches off GATE with 20mA sink - protects FET and power path. |
| Remote sense switch for FET compensation | 15Ω switch connects RAMP to REMOTE only when GATE is fully enhanced - corrects for voltage drop across FET and sense resistor. |
| Four-supply sequencing capability | Supports three tracked supplies plus one master controlled by external FET - satisfies complex multi-rail sequencing requirements in FPGAs and processors. |
Applications
| Server Power Management | FPGA Core/I/O Supply Sequencing |
|---|---|
|
Use Scenario: Coordinating startup of VCORE (1.2V), VI/O (1.8V), and auxiliary rails in dual-socket server motherboards with strict voltage-margining and sequencing windows. IC Role / Device Role / Timing Role: Master tracking controller generating synchronized ramp profiles and enforcing power-good handoff between PMICs and system management controllers. Use Value: Eliminates need for discrete timers and comparators; reduces BOM count and improves repeatability of supply ramp timing across production units. |
Use Scenario: Ensuring VCORE ramps before VCCINT and VCCAUX in Xilinx Kintex Ultrascale+ FPGAs to prevent latch-up and configuration failure. IC Role / Device Role / Timing Role: Sequencing engine implementing ratiometric ramping (e.g., 1.2V core tracks 1.8V I/O at 2:3 ratio) with programmable delays via SDTMR. Use Value: Guarantees safe voltage differentials (<±0.3V) during power-up/down - avoids destructive current flow between FPGA domains. |
| Communications Baseband Processing | DSP-Based Industrial Control |
|
Use Scenario: Managing power rails for multi-core baseband processors (e.g., TI TMS320C66xx) requiring coincident tracking of memory, core, and interface supplies under dynamic load conditions. IC Role / Device Role / Timing Role: Tracking coordinator using RAMPBUF-driven resistive dividers to maintain fixed offsets between 1.0V, 1.2V, and 1.8V rails during transient events. Use Value: Maintains stable voltage margins across temperature and process variation - critical for SERDES link integrity and jitter performance. |
Use Scenario: Controlling isolated DC/DC supplies powering analog front-end, digital logic, and motor driver stages in programmable logic controllers (PLCs). IC Role / Device Role / Timing Role: Fault-aware sequencer integrating electronic circuit breaker (SCTMR) to protect isolated 24V-to-5V converters from short-circuited field wiring. Use Value: Provides self-resetting overcurrent protection without external latching circuitry - enhances system uptime and reduces service calls. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power supply tracking and sequencing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC2923CUF#PBF | 2-supply tracker (TRACK1/2, FB1/2), no PGTMR or SCTMR; lacks power good timeout and circuit breaker. | Suitable only for simpler dual-rail systems without fault protection or external monitor handshaking. | Select when cost sensitivity outweighs need for fourth-supply control, fault detection, or power-good coordination. |
| TPS652860RSLR | Integrated quad-buck PMIC with built-in sequencing logic; no external FET support; fixed internal timing. | Targets space-constrained applications where monolithic integration is preferred over discrete tracking control. | Choose when board area is critical and design flexibility for custom ramp profiles or external FET use is not required. |
Compared with LTC2923CUF#PBF, the LTC2925CUF#PBF adds third-supply tracking, power good timeout, and electronic circuit breaker - essential for robust FPGA/server power management. Versus TPS652860RSLR, it offers greater sequencing flexibility and external FET control but requires more external components.
Availability
LTC2925CUF#PBF is available at Aetrix Electronics and suitable for server motherboard design, FPGA power sequencing, and industrial communications equipment requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for LTC2925CUF#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and power management semiconductors with deep expertise in precision power control and reliability-critical applications.
The LTC2925CUF#PBF belongs to Linear's PowerPath™ and supply monitoring product line, engineered specifically for high-reliability power sequencing in computing, telecom, and industrial systems where supply coordination, fault tolerance, and timing accuracy are mission-critical.
FAQ
What is the function of the REMOTE pin on the LTC2925CUF#PBF?
The REMOTE pin on the LTC2925CUF#PBF is a 15Ω analog switch that connects the RAMP node to REMOTE only when the GATE pin voltage exceeds RAMP + 4.9V - indicating full FET enhancement. This compensates for voltage drop across the external sense resistor and N-channel FET during regulation, ensuring accurate tracking of the true output voltage rather than the FET source node. In the LTC2925CUF#PBF, this feature enables precise closed-loop correction without additional op-amps or sensing circuitry.
How does the LTC2925CUF#PBF implement power good timeout, and what external component is required?
The LTC2925CUF#PBF implements power good timeout using the PGTMR pin, which sources a 10µA current to charge an external capacitor to 1.23V. If the PGI pin (connected to an external supply monitor's RST output) remains low when this threshold is crossed, the FAULT pin pulls low and GATE is forced to ground. The required component is a capacitor (CPGTMR) tied from PGTMR to GND - its value determines timeout duration per CPGTMR = (10µA × tPGTMR) / 1.23V. This mechanism ensures automatic shutdown if downstream regulation is not confirmed within the programmed window.
Can the LTC2925CUF#PBF control supplies with feedback voltages other than 0.8V?
Yes, the LTC2925CUF#PBF can control slave supplies with feedback voltages ranging from 0V to 1.6V. Its FBx pins inject current into the slave's feedback node to force output tracking, and internal clamping limits FBx voltage to ≤2.5V to prevent damage. While the TRACKx pins are servoed to 0.8V, the actual output voltage is determined by the slave supply's feedback resistor divider ratio - allowing compatibility with common 0.6V, 0.765V, 1.235V, and 1.25V reference ICs. This flexibility makes the LTC2925CUF#PBF usable across diverse DC/DC controller families.
What is the maximum current the TRACKx pins can source in the LTC2925CUF#PBF, and how does it vary with supply voltage?
The TRACKx pins on the LTC2925CUF#PBF can source at least 1mA when VCC = 2.9V, and up to 30mA when VCC = 5.5V - though continuous sourcing above ~3mA is discouraged due to thermal constraints. This wide current range allows driving standard resistor dividers (e.g., 10kΩ–100kΩ) for precise tracking ratios while maintaining stability. The LTC2925CUF#PBF datasheet specifies TRACKx current mismatch ≤±5% across load and temperature, ensuring consistent tracking accuracy among all three channels.
Does the LTC2925CUF#PBF require external components for basic operation, and which ones are mandatory?
Yes, the LTC2925CUF#PBF requires several external components for functional operation: a 0.1µF bypass capacitor on VCC-to-GND is mandatory for stability; at minimum, one capacitor on GATE-to-GND sets ramp rate; and resistive dividers from RAMPBUF to each TRACKx pin define tracking profiles. For optional features: PGTMR, SCTMR, and SDTMR capacitors enable power good timeout, short-circuit protection, and shutdown delay respectively. The LTC2925CUF#PBF operates without external FETs for three-supply control, but adds GATE, RAMP, SENSEP/SENSEN, and REMOTE connections when managing a fourth supply.
LTC2925CUF#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Applications:
- Power Supply Controller
- Voltage - Input:
- -
- Voltage - Supply:
- 2.9V ~ 5.5V
- Current - Supply:
- 1.5 mA
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-QFN (4x4)
LTC2925CUF#PBF FAQ
1.How can I place an order for LTC2925CUF#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2925CUF#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2925CUF#PBF reliable?
The price and inventory of LTC2925CUF#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2925CUF#PBF is usually 5 days.
3.What payment methods are accepted for LTC2925CUF#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2925CUF#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2925CUF#PBF?
LTC2925CUF#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2925CUF#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2925CUF#PBF?
For technical support, including LTC2925CUF#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2925CUF#PBF requirements.
6.How does Aetrix verify that LTC2925CUF#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2925CUF#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2925CUF#PBF meets industry standards.
7.What is the process for return or replacement of LTC2925CUF#PBF?
All LTC2925CUF#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2925CUF#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2925CUF#PBF part is unused and in its original packaging.
Return procedure for LTC2925CUF#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2925CUF#PBF Tags

-
UC3845AD8TR
Texas Instruments

-
UC2843AD8TR
Texas Instruments

-
LM3880MFX-1AE/NOPB
Texas Instruments

-
LM3880MFX-1AA/NOPB
Texas Instruments

-
INA234AIYBJR
Texas Instruments

-
INA700AYWFR
Texas Instruments

-
LM3880MF-1AE/NOPB
Texas Instruments

-
LM3880MF-1AA/NOPB
Texas Instruments

-
LM3881MM/NOPB
Texas Instruments

-
UCC2802DTR
Texas Instruments

-
NCP4305DMTTWG
onsemi
-
INA237AIDGSR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

