My Inquiry
My Account
Analog Devices Inc. LTC2926IUFD#PBF
- Part No.:
- LTC2926IUFD#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Power Supply Controllers, Monitors
- Package:
- 20-WFQFN Exposed Pad
- Datasheet:
-
LTC2926IUFD#PBF.pdf
- Description:
- IC POWER SUPPLY CONTROLLER 20QFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,123
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2926IUFD#PBF from Analog Devices (formerly Linear Technology) is a precision MOSFET-controlled power supply tracker IC that manages up to three rail voltages with adjustable ramp rates, offsets, and sequencing delays. It features integrated remote sense switching, dual slave gate drivers (SGATE1/SGATE2), master gate drive (MGATE), and fault-latched status signaling. It is used in FPGA, microprocessor, and server power systems requiring controlled VCORE/VI/O supply ramping.
For engineers reviewing the LTC2926IUFD#PBF datasheet, LTC2926IUFD#PBF pinout, LTC2926IUFD#PBF application, or LTC2926IUFD#PBF equivalent, key selection criteria include its 20-lead QFN (4mm × 5mm) package, –40°C to +85°C industrial temperature grade, 2.9V–5.5V VCC range, 0.8V internal reference, and integrated charge-pump gate drives delivering ≥5.0V above VCC for logic-level N-channel MOSFET control.
Technical Context
The LTC2926IUFD#PBF implements a servo-based tracking architecture: each TRACK pin is held at 0.800V (±24mV over temp), and its sourced current is mirrored to the corresponding FB pin to regulate slave supply output via external N-channel MOSFET source followers. The master ramp is generated either by MGATE driving an external capacitor or by tying MGATE to RAMP.
Its fault management includes latched FAULT I/O (with 0.500V threshold), STATUS/PGI dual-role pin (power-good output / fault-trigger input), and PGTMR timeout timer. Remote sense switching is enabled automatically when RSGATE exceeds VCC + 4.9V, ensuring compensation for MOSFET voltage drops only after full enhancement.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.9V to 5.5V - supports common logic-supply rails without level-shifting |
| Operating Temp | –40°C to +85°C - qualified for industrial embedded and server applications |
| Internal Ref | 0.800V ±16mV - sets precise tracking point for all slave channels |
| Gate Drive ΔV | ≥5.0V above VCC - ensures full enhancement of logic-level N-channel MOSFETs |
| Ramp Current | 10µA (MGATE/SGATE/RSGATE) - enables accurate, capacitor-set ramp rates |
| FB Leakage | ±10nA max - minimizes tracking error from divider current mismatch |
| FAULT Threshold | 0.500V (falling) - provides robust noise-immune fault detection |
Pinout & Package
Package: 20-lead QFN (4mm × 5mm), exposed pad (Pin 21 = GND), θJA = 43°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC (Pin 19) | Positive supply input | Power source for internal circuitry; requires 0.1µF bypass to GND |
| MGATE (Pin 10) | Master N-MOSFET gate driver | Sources/sinks 10µA to ramp external MOSFET gate; charge-pump delivers ≥5.0V above VCC |
| SGATE1/SGATE2 (Pins 3,14) | Slave N-MOSFET gate drivers | Each controls one slave supply via source-follower MOSFET; same charge-pump architecture as MGATE |
| RSGATE (Pin 11) | Remote sense switch gate driver | Enables integrated D1/S1 and D2/S2 switches only after V > VCC + 4.9V, preventing premature sense path closure |
| TRACK1/2 (Pins 20,17) | Tracking profile programming inputs | Each held at 0.800V; current sourced determines slave-to-master ratio/offset via resistor dividers |
| FB1/FB2 (Pins 1,16) | Slave feedback node interface | Current-mirrored from TRACK pins; connects to slave supply feedback tap to servo output voltage |
| STATUS/PGI (Pin 12) | Status output / Power-Good input | Open-drain output asserts high after tracking completion; pulled low by external <1V signal to trigger fault latch |
| FAULT (Pin 7) | Fault input/output with latch | 8.5µA pull-up to VCC–0.7V; pulled to GND on fault; resets when ON < 0.5V or VCC UVLO |
| ON (Pin 5) | Enable/control input | 1.23V threshold with 75mV hysteresis; controls ramp direction and arms/disarms fault latch |
| PGTMR (Pin 6) | Power-Good timeout timer | 10µA current charges external capacitor; fault triggered if STATUS/PGI remains low after PGTMR > 1.23V |
Key Features
| Feature | Design Value |
|---|---|
| Three-rail tracking/sequencing | Supports coincident, ratiometric, offset, and sequential ramp profiles for VCORE/VI/O and multi-voltage FPGA systems |
| Integrated remote sense switching | D1/S1 and D2/S2 switches (≤10Ω) close automatically only after MGATE/SGATE fully enhance, eliminating MOSFET drop error |
| Charge-pump gate drives | MGATE, SGATE1/2, RSGATE deliver ≥5.0V above VCC - enables use of low-VGS(th) logic-level MOSFETs without external boost |
| Fault-latched protection | Single-event fault (via FAULT pin or STATUS/PGI timeout) disconnects all supplies and holds state until ON pin reset |
| Adjustable ramp control | 10µA constant-current ramp sources allow precise, capacitor-defined slew rates independent of load or supply variation |
Applications
| VCORE/VI/O Tracking | Multi-Rail FPGA Power |
|---|---|
Use Scenario: Simultaneous ramp-up of core (1.2V) and I/O (3.3V) supplies for Xilinx Kintex-7 FPGA to prevent latch-up during power-on. IC Role / Device Role / Timing Role: LTC2926IUFD#PBF acts as master-slave tracker, using TRACK1/2 resistors to enforce 1.2V:3.3V ratio while maintaining ≤300mV inter-rail differential. Use Value: Eliminates need for discrete op-amps and comparators; achieves <±1% tracking accuracy across –40°C to +85°C. | Use Scenario: Sequenced startup of 1.8V, 2.5V, and 3.3V rails in a Stratix V FPGA-based communications board, where clock domain initialization must precede logic block enablement. IC Role / Device Role / Timing Role: LTC2926IUFD#PBF configures S1/S2 as slave controllers and uses RAMPBUF-TRACK timing to delay 2.5V rail until 1.8V stabilizes, then 3.3V until 2.5V completes. Use Value: Replaces three discrete sequencers; reduces BOM count by 7 components and PCB area by 35%. |
| Server CPU Voltage Management | Industrial DSP Power System |
Use Scenario: Coordinated ramping of 0.85V CPU core, 1.1V memory I/O, and 1.8V auxiliary rails in a dual-socket Intel Xeon server motherboard. IC Role / Device Role / Timing Role: LTC2926IUFD#PBF serves as centralized tracker with PGTMR timeout monitoring STATUS/PGI from VRMs; faults trigger immediate shutdown on any rail undervoltage. Use Value: Enables single-point fault response across all rails; meets Intel VRD13.0 sequencing compliance without firmware intervention. | Use Scenario: Offset tracking of 1.2V DSP core and 3.3V analog front-end in a TI C6678-based radar signal processor, where analog supply must lead core by 200ms to stabilize bias before digital clocks start. IC Role / Device Role / Timing Role: LTC2926IUFD#PBF uses TRACK2 resistor network to impose fixed 3.3V–1.2V = 2.1V offset and RC delay on PGTMR to enforce 200ms hold-off. Use Value: Guarantees analog subsystem readiness prior to DSP boot; avoids ADC saturation and PLL lock failure. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power supply tracking applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC2925CUFD#PBF | Single-slave channel; no SGATE2 or TRACK2; identical MGATE/RSGATE/FAULT architecture | Suitable only for dual-rail (master + one slave) systems; lacks second tracking path | Select when only two rails require coordination and cost reduction is critical |
| TPS652860RHBR | Integrated buck converters + sequencer; no external MOSFET support; fixed 1.2V/1.8V/3.3V outputs | Monolithic PMIC solution; not a tracking controller - replaces entire DC/DC stage | Select for space-constrained designs where integrated regulation is acceptable and external MOSFET flexibility is unnecessary |
Compared with LTC2925CUFD#PBF, LTC2926IUFD#PBF adds full dual-slave capability and industrial temperature range, enabling three-rail coordination in harsh environments; versus TPS652860RHBR, it retains design flexibility with external MOSFETs and programmable tracking profiles but requires separate DC/DC stages.
Availability
LTC2926IUFD#PBF is available at Aetrix Electronics and suitable for FPGA power sequencing, server CPU voltage management, and industrial DSP power systems requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LTC2926IUFD#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global semiconductor leader specializing in high-performance analog, mixed-signal, and power management ICs for precision instrumentation, industrial, automotive, and communications markets.
The LTC2926IUFD#PBF belongs to ADI's Linear Technology legacy power management portfolio, designed specifically for high-accuracy, MOSFET-based power supply tracking and sequencing in multi-rail digital systems such as FPGAs, microprocessors, and servers.
FAQ
What is the operating temperature range of the LTC2926IUFD#PBF?
The LTC2926IUFD#PBF is rated for industrial operation from –40°C to +85°C. This is confirmed in the Absolute Maximum Ratings table (page 2) and Electrical Characteristics (page 3), where parameters marked with ● apply across this full range. Its UFD QFN package has a storage limit of –65°C to +125°C and 300°C soldering tolerance.
How does the LTC2926IUFD#PBF achieve precise voltage tracking between multiple rails?
The LTC2926IUFD#PBF uses a servo-loop architecture: each TRACK pin is regulated to 0.800V (±16mV), and its sourced current is mirrored to the corresponding FB pin. That current flows through the slave supply's feedback divider, forcing the output voltage to track the master ramp per the resistor ratio. This method achieves <±1% tracking accuracy across temperature and load.
Can the LTC2926IUFD#PBF control more than two slave supplies?
No - the LTC2926IUFD#PBF supports exactly two slave supplies via SGATE1/SGATE2 and TRACK1/TRACK2. It also supports one master rail (via MGATE/RAMP). While RSGATE can drive additional external N-channel MOSFETs for remote sense switching, it does not add a third independent tracking channel. For three slaves, multiple LTC2926IUFD#PBF devices or a different controller (e.g., LTC2928) would be required.
What is the purpose of the RSGATE pin on the LTC2926IUFD#PBF?
The RSGATE pin on the LTC2926IUFD#PBF drives internal remote sense switches (D1/S1 and D2/S2) and optional external N-channel MOSFETs. It rises only after MGATE and SGATE pins reach VCC + 4.9V, ensuring the sense path closes *after* MOSFETs are fully enhanced - thereby compensating for their on-resistance voltage drop without destabilizing regulation.
Does the LTC2926IUFD#PBF require external components to function as a basic tracker?
Yes - minimal external components are mandatory: a capacitor on MGATE sets the master ramp rate; resistive dividers from RAMPBUF to TRACK1/TRACK2 define slave profiles; and N-channel MOSFETs (e.g., IRF7413Z) on MGATE, SGATE1, and SGATE2 are required for rail control. The datasheet Figure 7 shows the complete typical application circuit including these elements.
LTC2926IUFD#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 20-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Applications:
- Power Supply Controller
- Voltage - Input:
- -
- Voltage - Supply:
- 2.9V ~ 5.5V
- Current - Supply:
- 2.5 mA
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-QFN (4x5)
LTC2926IUFD#PBF FAQ
1.How can I place an order for LTC2926IUFD#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2926IUFD#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2926IUFD#PBF reliable?
The price and inventory of LTC2926IUFD#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2926IUFD#PBF is usually 5 days.
3.What payment methods are accepted for LTC2926IUFD#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2926IUFD#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2926IUFD#PBF?
LTC2926IUFD#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2926IUFD#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2926IUFD#PBF?
For technical support, including LTC2926IUFD#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2926IUFD#PBF requirements.
6.How does Aetrix verify that LTC2926IUFD#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2926IUFD#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2926IUFD#PBF meets industry standards.
7.What is the process for return or replacement of LTC2926IUFD#PBF?
All LTC2926IUFD#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2926IUFD#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2926IUFD#PBF part is unused and in its original packaging.
Return procedure for LTC2926IUFD#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2926IUFD#PBF Tags
-
UC3845AD8TR
Texas Instruments
-
UC2843AD8TR
Texas Instruments
-
LM3880MFX-1AE/NOPB
Texas Instruments
-
LM3880MFX-1AA/NOPB
Texas Instruments
-
INA234AIYBJR
Texas Instruments
-
INA700AYWFR
Texas Instruments
-
LM3880MF-1AE/NOPB
Texas Instruments
-
LM3880MF-1AA/NOPB
Texas Instruments
-
LM3881MM/NOPB
Texas Instruments
-
UCC2802DTR
Texas Instruments
-
NCP4305DMTTWG
onsemi
-
INA237AIDGSR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
