My Inquiry
My Account
Analog Devices Inc. LTC2928IG#PBF
- Part No.:
- LTC2928IG#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 36-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
LTC2928IG#PBF.pdf
- Description:
- IC SUPERVISOR 4 CHANNEL 36SSOP
- Quantity:
- Payment:
- Shipping:
Inventory:411
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2928IG#PBF from Analog Devices (formerly Linear Technology) is a four-channel cascadable power supply sequencer and high-accuracy supervisor IC. It provides staged enable control for up to four supplies per device, 1.5% undervoltage monitor accuracy, configurable sequencing order/timing via external resistors, and integrated fault reporting with diagnostics. It is used in telecom infrastructure and multi-rail embedded systems requiring precise power-up/down coordination.
For engineers reviewing the LTC2928IG#PBF datasheet, LTC2928IG#PBF pinout, LTC2928IG#PBF application, or LTC2928IG#PBF equivalent, key selection criteria include its 36-lead SSOP package, –40°C to 85°C operating range, cascading capability for unlimited supplies, charge-pumped EN outputs driving N-channel MOSFETs, and support for both positive and negative supply monitoring via VSEL configuration.
Technical Context
The LTC2928IG#PBF implements a state-driven sequencing engine with independent RT1–RT4 resistor-programmable time positions for each of four enable outputs (EN1–EN4), supporting both sequence-up and sequence-down phases. Its internal charge pump generates ~VCC + 5.5V on EN pins to drive external N-channel pass FETs without level-shifting circuitry.
Supervision uses precision comparators with 1.5% threshold accuracy across V1–V4 inputs, configurable undervoltage/overvoltage thresholds via OVA biasing and SQT1/SQT2 settings, and simultaneous monitoring during all operational phases. Fault detection triggers system-wide shutdown and latched CMP1–CMP4 outputs for root-cause diagnosis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.9V to 6V - powers internal logic and reference; supports direct low-voltage system rail operation. |
| HVCC Range | 7.2V to 16.5V - enables high-side supply connection; internally regulates 3.3V to VCC. |
| Undervoltage Accuracy | ±1.5% - ensures reliable reset assertion across temperature and supply variation. |
| EN Output Voltage (On) | VCC + 4.5V to VCC + 6V - sufficient gate drive for standard N-channel MOSFETs without external boost. |
| Operating Temp | –40°C to +85°C - qualified for industrial and telecom environments. |
| Package | 36-lead plastic SSOP (5.3mm) - surface-mount compatible with standard PCB assembly processes. |
| Sequencing Channels | 4 independent - each with dedicated RTx input, ENx output, and Vx monitor input. |
Pinout & Package
Package: 36-lead plastic SSOP (5.3mm), RoHS-compliant, lead-free finish (PBF).
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| V1–V4 | Voltage monitor inputs | High-impedance comparator inputs for ±1.5% accurate undervoltage/overvoltage detection; V1 supports negative supply monitoring when VSEL = VCC. |
| EN1–EN4 | Charge-pumped enable outputs | Drive external N-channel MOSFET gates or supply enable inputs at VCC + 5.5V nominal; sink 2.5mA low-state current. |
| CMP1–CMP4 | Comparator/fault status outputs | Open-drain outputs latching fault type/source during system failure; weak internal pull-up to VCC. |
| RT1–RT4 | Time position configuration inputs | Resistor-to-VCC selects one of eight sequencing time slots per channel; ground disables monitoring/sequencing for that channel. |
| ON | Sequence trigger input | Transition >1.0V initiates sequence-up; <0.97V initiates sequence-down; hysteresis prevents chatter. |
| FLT | Fault input/output | Pulled high externally; pulled low by internal or external fault (e.g., OV → FLT); forces all ENx low and latches CMPx states. |
| RST | µP reset output | Active-low reset asserted when any monitored supply falls below UV threshold; guaranteed low down to VCC = 0.5V. |
| DONE | Sequence completion indicator | Open-drain output pulled low after full sequence-up; floats high after sequence-down; requires 3.3kΩ pull-up for cascading. |
| CAS | Cascade input/output | Drives next device's ON pin to extend sequencing timeline; fixed 11–15ms high pulse per time position. |
| VSEL | Monitor polarity select | Tie to GND for four positive supplies; tie to VCC for three positive + one negative (on V1) configuration. |
| REF | Buffered reference output | 1.189V ±0.017V output; sources 1mA/sinks 200µA; offsets negative supply dividers connected to V1. |
| HVCC / VCC | Power supply inputs | HVCC accepts 7.2–16.5V and regulates 3.3V to VCC; VCC powers core logic and may source ≤10mA to external circuitry. |
Key Features
| Feature | Design Value |
|---|---|
| Cascadable architecture | Multiple LTC2928IG#PBF devices synchronize via CAS pin to sequence unlimited supplies without software or layout changes. |
| Resistor-programmed timing | Eight discrete time positions per channel set by single RTx-to-VCC resistor - eliminates timing capacitors and reduces BOM count. |
| Integrated charge pump | Generates VCC + 5.5V on EN1–EN4 - directly drives N-channel MOSFETs without external gate drivers or level shifters. |
| Fault diagnostics | Latched CMP1–CMP4 outputs report exact fault origin (e.g., V1 UV, V3 OV, external FLT assertion) for rapid hardware debug. |
| Configurable monitoring modes | VSEL and SQT1/SQT2 allow flexible setup: 4× positive, 3× positive + 1× negative, and adjustable UV/OV thresholds per supply. |
Applications
| Telecom Power Sequencing | Multi-Rail FPGA/ASIC Systems |
|---|---|
Use Scenario: Sequencing 12V, 3.3V, 2.5V, and 1.2V rails in base station line cards with strict ramp-time and voltage-order requirements. IC Role / Device Role / Timing Role: LTC2928IG#PBF acts as master sequencer controlling enable timing and real-time UV/OV supervision across all rails. Use Value: Eliminates manual firmware sequencing and external timing components; 1.5% threshold accuracy prevents false resets under load transients. | Use Scenario: Coordinating power-up of core, I/O, auxiliary, and memory rails in high-end FPGA-based test equipment. IC Role / Device Role / Timing Role: LTC2928IG#PBF serves as hardware-enforced sequencer with cascade support to manage >4 rails across multiple PCB sections. Use Value: Guarantees safe power-on sequence even if FPGA configuration fails; fault latching enables post-mortem analysis without oscilloscope capture. |
| Industrial PLC Power Management | Negative Supply Monitoring |
Use Scenario: Managing redundant 24V, 5V, and 3.3V supplies in programmable logic controllers with watchdog-triggered shutdown on rail failure. IC Role / Device Role / Timing Role: LTC2928IG#PBF functions as supervisor and sequencer, asserting RST and FLT on first UV event while logging source via CMP outputs. Use Value: Reduces MTTR through deterministic fault reporting; selectable shutdown-on-fault avoids uncontrolled brownout behavior. | Use Scenario: Monitoring –5V analog front-end supply alongside +12V, +5V, and +3.3V rails in medical imaging subsystems. IC Role / Device Role / Timing Role: LTC2928IG#PBF configured with VSEL = VCC uses REF output and V1 input to supervise negative rail with same accuracy as positives. Use Value: Single-chip solution replaces dual-supply supervisors and external op-amp level shifters; maintains ±1.5% tolerance on negative rail threshold. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power supply sequencing and supervision applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65218D0RSLR | Integrated PMIC with DC/DC converters; fixed 4-rail sequencing; no cascade capability; lower UV accuracy (±2.5%). | Best for cost-sensitive, space-constrained designs where integrated regulation is preferred over discrete FET control. | Select TPS65218D0RSLR only when board area and BOM count outweigh need for cascading and ultra-precise supervision. |
| ADM1166ACPZ | Hot-swap controller + sequencer; supports 6 channels; higher voltage rating (up to 16.5V); no internal charge pump on EN outputs. | Suitable for systems requiring inrush current limiting and fault current protection alongside sequencing. | Choose ADM1166ACPZ when hot-swap functionality and higher channel count justify added complexity and external gate drivers. |
Compared with TPS65218D0RSLR and ADM1166ACPZ, the LTC2928IG#PBF uniquely combines resistor-programmed flexibility, cascadability for unlimited rails, charge-pumped EN outputs eliminating external drivers, and 1.5% supervision accuracy - making it optimal for high-reliability, field-upgradable telecom and industrial systems.
Availability
LTC2928IG#PBF is available at Aetrix Electronics and suitable for telecom infrastructure, FPGA/ASIC power management, and industrial PLC applications requiring stable component supply and long-term lifecycle support.
Supply support for LTC2928IG#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, formed through the acquisition of Linear Technology in 2017.
The LTC2928IG#PBF belongs to ADI's power management and supervisory IC product line, designed specifically for robust, software-free sequencing and fault-diagnostic capability in mission-critical multi-rail systems.
FAQ
What is the operating temperature range of the LTC2928IG#PBF?
The LTC2928IG#PBF is rated for operation from –40°C to +85°C, qualifying it for industrial and extended-temperature telecom applications. This range is confirmed in the Absolute Maximum Ratings table and Order Information section of the official datasheet, where "I" grade denotes the –40°C to +85°C specification. The SSOP package (36-lead) used in LTC2928IG#PBF maintains thermal performance within this range under typical PCB copper pour conditions.
How does the LTC2928IG#PBF support negative voltage monitoring?
The LTC2928IG#PBF supports negative voltage monitoring by configuring the VSEL pin to VCC, which enables the REF buffered output (1.189V ±0.017V) to offset the V1 input. A resistive divider from the negative rail to REF sets the threshold, allowing ±1.5% accurate undervoltage detection on V1 while retaining standard thresholds on V2–V4. This mode is explicitly documented in the Pin Functions and Applications Information sections of the datasheet.
Can multiple LTC2928IG#PBF devices be cascaded, and how is timing synchronized?
Yes, multiple LTC2928IG#PBF devices can be cascaded using the CAS pin: the DONE output of one device connects to the ON input of the next. Each LTC2928IG#PBF asserts CAS high for 11–15ms (set by CSTMR capacitor) after completing its time position, triggering the downstream device's sequence-up phase. This creates deterministic, resistor-programmed staging across unlimited supplies without clocks or microcontrollers - a core feature validated in the Functional Diagram and Timing Diagrams.
What is the purpose of the charge pump on the EN1–EN4 outputs of the LTC2928IG#PBF?
The internal charge pump on EN1–EN4 generates approximately VCC + 5.5V (min VCC + 4.5V, max VCC + 6V), enabling direct drive of N-channel MOSFET gates without external level shifters or gate drivers. This design eliminates BOM components and layout complexity while ensuring reliable turn-on of standard logic-level FETs - a capability confirmed in the Electrical Characteristics table under "VEN" parameter and Pin Functions description for ENx.
How does the LTC2928IG#PBF report fault conditions for diagnostic purposes?
The LTC2928IG#PBF reports faults via latched open-drain CMP1–CMP4 outputs, each corresponding to V1–V4. During a fault (internal UV/OV or external FLT assertion), all CMP outputs freeze their state, indicating which supply failed and whether the condition was undervoltage, overvoltage, or external. This diagnostic behavior is detailed in the Pin Functions section and verified in the Functional Diagram, where CMP outputs feed into the Fault Manager block for persistent readout.
LTC2928IG#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 36-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 4
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- -
- Reset:
- Active Low
- Reset Timeout:
- 5ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 36-SSOP
LTC2928IG#PBF FAQ
1.How can I place an order for LTC2928IG#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2928IG#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2928IG#PBF reliable?
The price and inventory of LTC2928IG#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2928IG#PBF is usually 5 days.
3.What payment methods are accepted for LTC2928IG#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2928IG#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2928IG#PBF?
LTC2928IG#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2928IG#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2928IG#PBF?
For technical support, including LTC2928IG#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2928IG#PBF requirements.
6.How does Aetrix verify that LTC2928IG#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2928IG#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2928IG#PBF meets industry standards.
7.What is the process for return or replacement of LTC2928IG#PBF?
All LTC2928IG#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2928IG#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2928IG#PBF part is unused and in its original packaging.
Return procedure for LTC2928IG#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2928IG#PBF Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
