My Inquiry
My Account
Analog Devices Inc. LTC2936CUFD#TRPBF
- Part No.:
- LTC2936CUFD#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 24-WFQFN Exposed Pad
- Datasheet:
-
LTC2936CUFD#TRPBF.pdf
- Description:
- IC SUPERVISOR 6 CHANNEL 24QFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,606
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2936CUFD#TRPBF from Analog Devices (formerly Linear Technology) is a programmable hex voltage supervisor IC with integrated EEPROM, I²C interface, and six comparator outputs. It monitors up to six independent supply rails (0.2V–5.8V), offers ±1% threshold accuracy, 7.5µs comparator response, and autonomous fault logging - deployed in telecom server power sequencing and FPGA-based high-availability systems.
For engineers reviewing the LTC2936CUFD#TRPBF datasheet, LTC2936CUFD#TRPBF pinout, LTC2936CUFD#TRPBF application, or LTC2936CUFD#TRPBF equivalent, key selection criteria include I²C-configurable UV/OV thresholds per channel, programmable delay-on-release for GPIO fault outputs, EEPROM-backed fault history retention, and dual-supply operation (VPWR: 3.4V–13.9V, VDD33: 3.3V regulator).
Technical Context
The LTC2936CUFD#TRPBF implements six independent analog comparators with user-selectable precision/low/medium input ranges, each supporting separate overvoltage and undervoltage trip points programmed via I²C. Threshold resolution is 4mV (precision range), 10mV (low range), or 20mV (medium range), with guaranteed ±1% accuracy across temperature.
It integrates three configurable GPIO pins (input/output/mapped/alert), two general-purpose inputs (GPI1/GPI2) assignable to MR/UVDIS/MARG/WP/AUXC functions, and internal EEPROM for autonomous configuration storage. Fault status, history, and snapshot backup are accessible via I²C, with SMBus ALERT support and programmable output polarity/delay-on-release.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supervised Channels | 6 independent voltage inputs (V1–V6), each with programmable UV/OV thresholds and dedicated open-drain comparator output. |
| Threshold Accuracy | ±1% max over temperature (medium range, >3V); enables tighter system voltage margins and reduces false resets in 5V ±10% supplies. |
| Comparator Response | 7.5µs typical (20 LSB overdrive); ensures rapid fault detection for critical power rails in telecom and server applications. |
| I²C Interface | Standard-mode (10–400 kHz), SMBus-compatible; supports 9 slave addresses via ASEL0/ASEL1, global alert address (0x73), and alert response protocol. |
| Supply Range | VPWR: 3.4V–13.9V; VDD33: internally regulated 3.3V (±2.1%) or externally supplied; allows direct integration into multi-rail systems without auxiliary LDOs. |
| EEPROM | 10,000 write cycles / 10-year data retention; stores configuration, fault history snapshot, and enables autonomous restart without host reprogramming. |
| Package | 24-pin 4mm × 5mm QFN (UFD); exposed pad (Pin 25) is GND; θJA = 43°C/W; RoHS-compliant, lead-free finish. |
Pinout & Package
24-pin plastic QFN (4mm × 5mm, UFD package) with exposed thermal pad (Pin 25 = GND). Pinout optimized for compact layout in dense server and telecom PCBs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| V1–V6 | Supervisor analog inputs | Accept 0.2V–5.8V rail voltages; each mapped to independent comparator with programmable range and threshold. |
| CMP1–CMP6 | Open-drain comparator outputs | Assert low on UV/OV fault; 15µA internal pull-up to VDD33; compatible with 3.3V/5V logic interfaces. |
| GPI1, GPI2 | Configurable general-purpose inputs | Assignable to MR, UVDIS, MARG, WP, or AUXC; 15µA pull-up; enable hardware-triggered reset or fault masking. |
| GPIO1–GPIO3 | Configurable I/O pins | Support input, open-drain output, weak pull-up output, or ALERT; programmable delay-on-release (1ms–1.64s) and polarity. |
| SCL, SDA | I²C serial interface | 400kHz max clock; require external pull-ups; support standard read/write, STORE_USER/RESTORE_USER EEPROM commands. |
| VPWR | Main power input | 3.4V–13.9V supply for internal regulator and analog circuitry; bypass with ≥100nF capacitor to GND. |
| VDD33 | Regulated 3.3V output | Internal LDO output (3.23–3.37V @ –1mA); requires 100nF decoupling; can be disabled by tying VPWR to VDD33. |
| ASEL0, ASEL1 | I²C address select | Set one of nine 7-bit slave addresses (0x50–0x5A); floating, GND, or VDD33 connection determines address. |
Key Features
| Feature | Design Value |
|---|---|
| 6-channel programmable supervision | Independent UV/OV thresholds per rail with 256-step resolution per channel and three selectable input ranges. |
| Autonomous EEPROM configuration | Stores full register map and fault history; restores at power-up - eliminates host boot-time initialization overhead. |
| Programmable GPIO delay-on-release | Eight selectable delays (1ms–1.64s) per GPIO output; prevents chatter during marginal supply recovery. |
| ±1% threshold accuracy | Guaranteed over 0°C–70°C; reduces required system voltage margin by >50% vs. ±3% supervisors in 5V ±10% supplies. |
| SMBus ALERT compatibility | Single-wire interrupt signaling per SMBus spec; latched until acknowledged or HISTORY_WORD read - simplifies host polling. |
Applications
| Telecom Power Sequencing | Server Board Management |
|---|---|
Use Scenario: Monitoring 12V, 5V, 3.3V, 1.8V, 1.5V, and 1.2V rails in a 1RU telecom switch with hot-swap capability. IC Role / Device Role / Timing Role: Hex supervisor providing independent UV/OV fault detection, sequenced reset assertion, and EEPROM-backed fault logging for remote diagnostics. Use Value: Eliminates need for six discrete supervisors and external nonvolatile storage; reduces BOM count by 7+ components and PCB area by >150 mm². |
Use Scenario: Real-time monitoring of CPU core, memory, PCIe, BMC, fan, and auxiliary rails in a dual-socket x86 server motherboard. IC Role / Device Role / Timing Role: Centralized power health monitor interfacing with BMC via I²C; generates ALERT on first fault and logs history for post-mortem analysis. Use Value: Enables predictive maintenance via EEPROM-stored fault timestamps; supports PMBus-style telemetry without additional microcontroller firmware. |
| FPGA Configuration Integrity | Industrial PLC Power Supervision |
Use Scenario: Ensuring stable 3.3V, 2.5V, 1.8V, 1.2V, 1.0V, and 0.85V supplies before releasing FPGA configuration reset in an industrial control FPGA. IC Role / Device Role / Timing Role: Supervisor enforcing strict power-good timing sequence; GPIO outputs drive FPGA PROG_B and INIT_B with programmable release delays. Use Value: Prevents partial configuration and bitstream corruption by guaranteeing all rails meet tolerance before FPGA startup - improves field reliability by >99.9%. |
Use Scenario: Monitoring redundant 24V DC, 5V logic, 3.3V I/O, 12V analog, -12V op-amp, and 1.8V microcontroller rails in a DIN-rail mounted PLC. IC Role / Device Role / Timing Role: Fault detector with manual reset (GPI1) and margin test (GPI2) inputs; GPIO3 asserts isolated relay driver on sustained OV/UV event. Use Value: Supports EN 61000-4-28 immunity testing via MARG mode; provides deterministic fail-safe shutdown without software intervention. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6816ESE+ | Quad supervisor (4 channels), no EEPROM, fixed thresholds, no I²C, 16-pin SOIC package. | Lacks programmability, fault logging, and GPIO flexibility; suitable only for static, low-channel-count designs. | Select when cost sensitivity outweighs configurability needs and system has ≤4 rails with fixed thresholds. |
| TPS3808G33DBVR | Single-channel supervisor, 3.3V fixed threshold, no I²C, no EEPROM, SOT-23-6 package. | Requires six discrete units for hex supervision; no fault history, no delay-on-release, no auxiliary inputs. | Choose only for simple single-rail reset generation where space and cost are primary constraints. |
Compared with MAX6816ESE+ and TPS3808G33DBVR, the LTC2936CUFD#TRPBF delivers 6× channel density, EEPROM-backed autonomy, and I²C configurability - reducing component count, enabling remote diagnostics, and supporting complex power sequencing in space-constrained telecom and server platforms.
Availability
LTC2936CUFD#TRPBF is available at Aetrix Electronics and suitable for telecom equipment, network servers, and high-availability computer systems requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for LTC2936CUFD#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors.
The LTC2936 belongs to Linear's precision power monitoring product line, designed specifically for high-reliability, multi-rail systems in telecom, enterprise computing, and industrial infrastructure where autonomous fault detection and EEPROM persistence are critical.
FAQ
What is the operating temperature range for the LTC2936CUFD#TRPBF?
The LTC2936CUFD#TRPBF is rated for 0°C to 70°C ambient operation (Commercial grade, "C" suffix). Its electrical specifications - including ±1% threshold accuracy, 7.5µs comparator response, and EEPROM retention - are guaranteed across this full range. The device uses internal thermal derating above 85°C junction temperature to preserve EEPROM endurance.
How does the LTC2936CUFD#TRPBF store and retrieve fault history?
The LTC2936CUFD#TRPBF stores real-time fault status in volatile registers and backs up the first fault event into internal EEPROM via automatic snapshot. History is accessed via I²C using STATUS_WORD (0x1F) and HISTORY_WORD (0x11) commands. EEPROM restore occurs automatically at power-up or via RESTORE_USER command (0x1D), ensuring configuration persistence without host intervention.
Can the LTC2936CUFD#TRPBF monitor sub-1V supplies like 0.85V or 0.65V?
Yes - the LTC2936CUFD#TRPBF supports a precision range (0.2V–1.2V) with 4mV step resolution, making it suitable for monitoring modern low-voltage rails including 0.85V FPGA core supplies and 0.65V ASIC domains. Threshold accuracy remains ±1% in this range, and input impedance exceeds 400kΩ to minimize loading on sensitive power paths.
What GPIO configurations support ALERT functionality per SMBus specification?
The LTC2936CUFD#TRPBF supports ALERT on any single GPIO pin (GPIO1, GPIO2, or GPIO3) when configured with TYPE_AND_POLARITY = 100b (active-low open-drain ALERT) or 111b (active-low weak-pull-up ALERT). Only one GPIO should be set to ALERT; it latches on first fault and clears upon SMBus alert response (0x0C), HISTORY_WORD read, or CLEAR_HISTORY command.
Is the LTC2936CUFD#TRPBF pin-compatible with other LTC2936 variants like the SSOP package?
No - the LTC2936CUFD#TRPBF uses a 24-pin 4mm × 5mm QFN (UFD) package with different pin mapping than the 24-pin SSOP (GN) variant. While both share identical functionality and register set, physical pinouts differ (e.g., V1 is Pin 3 in SSOP but Pin 1 in QFN). PCB layout and footprint must be redesigned when switching between packages.
LTC2936CUFD#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 6
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Open Drain or Open Collector
- Reset:
- -
- Reset Timeout:
- -
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-QFN (4x5)
LTC2936CUFD#TRPBF FAQ
1.How can I place an order for LTC2936CUFD#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2936CUFD#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2936CUFD#TRPBF reliable?
The price and inventory of LTC2936CUFD#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2936CUFD#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC2936CUFD#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2936CUFD#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2936CUFD#TRPBF?
LTC2936CUFD#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2936CUFD#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2936CUFD#TRPBF?
For technical support, including LTC2936CUFD#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2936CUFD#TRPBF requirements.
6.How does Aetrix verify that LTC2936CUFD#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC2936CUFD#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2936CUFD#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC2936CUFD#TRPBF?
All LTC2936CUFD#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2936CUFD#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2936CUFD#TRPBF part is unused and in its original packaging.
Return procedure for LTC2936CUFD#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2936CUFD#TRPBF Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
