My Inquiry
My Account
Analog Devices Inc. LTC3110EFE#TRPBF
- Part No.:
- LTC3110EFE#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Battery Chargers
- Package:
- 24-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Datasheet:
-
LTC3110EFE#TRPBF.pdf
- Description:
- IC BATT CHG SUPERCAP 24TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,889
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3110EFE#TRPBF from Analog Devices is a 2A bidirectional buck-boost DC/DC regulator with integrated capacitor charger and active balancing buffer, operating across 0.1V–5.5V VCAP and 1.8V–5.25V VSYS ranges. It delivers ±1% backup voltage accuracy, programmable ±2% charge current (125mA–2A), and automatic switchover between charge and backup modes - enabling reliable supercapacitor-based backup in RAID systems and RF infrastructure.
For engineers reviewing the LTC3110EFE#TRPBF datasheet, LTC3110EFE#TRPBF pinout, LTC3110EFE#TRPBF application, or LTC3110EFE#TRPBF equivalent, key selection considerations include bidirectional current control, VMID-based active capacitor balancing, Burst Mode® quiescent current (40µA), shutdown current (<1µA), and TSSOP-24 thermal performance (θJA = 33°C/W).
Technical Context
The LTC3110EFE#TRPBF implements a proprietary four-switch buck-boost topology with independent control of SW1 (switches A/B) and SW2 (switches C/D), enabling seamless voltage regulation when VCAP is above, below, or equal to VSYS without inductor current discontinuity. Its direction logic is governed by DIR pin hysteresis (1.045V/1.095V thresholds) and mode selection via MODE pin (Burst vs. PWM).
Charge current is set by RPROG (1.5kΩ–24.3kΩ), yielding 125mA–2A ICHARGE with 200µA/A gain; backup output voltage is trimmed via FB (0.6V reference) with ±1% accuracy; VMID actively balances series supercapacitors by sourcing/sinking up to ±300mA while maintaining VCAP/2 ratio within ±0.8%.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCAP Operating Range | 0.1V to 5.5V - supports single-cell Li-ion, NiMH, or wide-range supercapacitor stacks |
| VSYS Operating Range | 1.8V to 5.25V - matches common system rails including 3.3V and 5V microcontroller domains |
| Max Bidirectional Current | 2A continuous - sustains full load during backup without derating at TJ ≤ 125°C |
| Backup Voltage Accuracy | ±1% - ensures stable system supply under varying temperature and load conditions |
| Quiescent Current (Burst) | 40µA - minimizes standby drain on backup capacitors during long-term hold-up |
| Switching Frequency | Fixed 1.2MHz - enables compact 2.2µH inductor and low-profile ceramic output capacitors |
| Shutdown Current | 0.05–1µA - preserves stored energy for multi-year backup applications |
Pinout & Package
Package: 24-lead plastic TSSOP (FE package), thermally enhanced with exposed PGND pad (Pin 25), rated for –40°C to 125°C junction temperature and θJA = 33°C/W on 4-layer board.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CAPOK (1) | VCAP voltage OK indicator | Open-drain output pulled low when FBVCAP < 1.061V; signals valid charge completion |
| CMPOUT (2) | General-purpose comparator output | Open-drain signal tied to µC interrupt; asserts low when CMPIN > 0.65V |
| MODE (3) | Burst/PWM mode select | Logic high enables fixed-frequency PWM; low enables Burst Mode for light-load efficiency |
| CMPIN (4) | Comparator input with hysteresis | 0.59V/0.65V thresholds; used for custom voltage supervision or system fault detection |
| FBVCAP (5) | VCAP end-of-charge feedback | Programmable 1.095V rising threshold; sets final capacitor voltage with ±2% accuracy |
| SGND (6) | Signal ground reference | Separate analog ground for FB, PROG, CMPIN - prevents noise coupling into feedback paths |
| DIR (7) | Charge/backup mode selector | Hysteresis (1.045V/1.095V) enables autonomous switchover on power failure |
| RUN (8) | Shutdown control input | ≤0.3V disables IC; ≥1.0V enables operation - supports system-level power sequencing |
| FB (9) | VSYS feedback input | 0.6V reference; sets regulated backup voltage via external resistor divider |
| PROG (10) | Charge current programming | Resistor to SGND sets average ICHARGE (125mA–2A) with 200µA/A gain |
| CHRG (11) | Charge mode indicator | Open-drain output low during charging; high during backup - direct status monitoring |
| SVSYS (12) | Signal supply for controller | Must be shorted to VSYS or RC-filtered - ensures stable internal bias under transients |
| VSYS (13,15) | Bidirectional system rail | Carries charge current into storage or backup current to load - requires local 47µF bypass |
| RSEN (14) | Current sense node | Internal connection to switch D; limits sensed DC current to ≤1.6A for protection |
| SW2 (16,17) | Switch node C/D | Connects to one side of buck-boost inductor; high di/dt path requiring short, wide trace |
| PGND (18,19,25) | Power ground return | Exposed pad (Pin 25) must be soldered to PCB ground plane for thermal and EMI performance |
| SW1 (20,21) | Switch node A/B | Connects to opposite inductor terminal; complements SW2 for 4-switch operation |
| VCAP (22,23) | Bidirectional storage rail | Charges supercaps/batteries from VSYS or supplies backup power to VSYS - dual-path conduction |
| VMID (24) | Active balancing buffer | Sources/sinks ±300mA to maintain midpoint voltage of series capacitors at VCAP/2 |
Key Features
| Feature | Design Value |
|---|---|
| Autonomous charge-to-backup switchover | DIR pin hysteresis enables sub-200µs transition on power loss - no µC intervention required |
| Programmable charge current limit | RPROG resistor sets 125mA–2A with ±2% accuracy - eliminates external current-sense amplifier |
| Integrated VMID balancing buffer | Actively regulates mid-rail of two-series supercaps to VCAP/2 ±0.8% - prevents overvoltage failure |
| Burst Mode® operation | Reduces no-load quiescent current to 40µA while maintaining regulation - extends hold-up time |
| Thermally optimized TSSOP-24 | Exposed PGND pad and θJC = 5°C/W enable 2A operation without heatsink at TJ ≤ 125°C |
| Open-collector status outputs | CAPOK, CHRG, CMPOUT provide direct µC interface for fault logging and state machine control |
Applications
| RAID System Backup Power | RF Transceiver Battery Switchover |
|---|---|
Use Scenario: Maintains cache integrity and controller state during AC mains failure in enterprise storage arrays. IC Role / Device Role / Timing Role: Bidirectional buck-boost regulator charges supercapacitor stack from 12V bus and delivers regulated 3.3V backup to RAID controller during outage. Use Value: Enables >10-second hold-up time with 10F/5.5V supercap stack and eliminates need for discrete balancer ICs. |
Use Scenario: Seamlessly transitions between primary battery and backup supercapacitor during transmit bursts in 5G base station radios. IC Role / Device Role / Timing Role: Regulates 3.3V system rail from either Li-ion battery (charge mode) or 2.7V–5.5V supercap (backup mode) with <200µs switchover. Use Value: Prevents RF power droop during high-PAPR transmission by sustaining 2A peak load from VCAP without voltage collapse. |
| Industrial PLC Real-Time Clock Hold-Up | Server Memory Module Backup |
Use Scenario: Preserves RTC and configuration SRAM during brownout events in factory automation controllers. IC Role / Device Role / Timing Role: Charges 1F/3.3V supercap from 5V system rail and provides regulated 3.3V backup at <100µA quiescent draw. Use Value: Achieves >72-hour hold-up with 1µA shutdown current and eliminates coin-cell replacement maintenance. |
Use Scenario: Backs up DDR4 register clock drivers and SPD EEPROMs during server power supply redundancy switching. IC Role / Device Role / Timing Role: Delivers 1.2V/1A backup from 2.5V supercap stack using FB-adjustable output and VMID-balanced dual-capacitor configuration. Use Value: Ensures memory module remains compliant with JEDEC SPD timing specs during 5ms–20ms power gaps. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bidirectional buck-boost regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX77827BEWE+T | Single-direction (buck-only) charger + boost backup; no VMID balancing; 1.5A max current | Requires external balancer for series supercaps; limited to ≤1.5A backup loads | Select when cost sensitivity outweighs need for autonomous balancing and 2A capability |
| BQ25792RGER | USB PD-compliant buck-boost charger; supports NVDC power path; no integrated VMID buffer | Designed for portable battery systems with USB-C input; lacks supercap-specific balancing | Prefer for battery-powered edge devices needing USB PD input, not fixed infrastructure backup |
Compared with MAX77827BEWE+T and BQ25792RGER, the LTC3110EFE#TRPBF uniquely integrates active VMID balancing, 2A bidirectional current, and sub-200µs autonomous switchover - making it optimal for high-reliability supercapacitor backup where capacitor mismatch and fast power-loss response are critical.
Availability
LTC3110EFE#TRPBF is available at Aetrix Electronics and suitable for RAID systems, RF infrastructure, industrial PLCs, and server memory modules requiring stable component supply with guaranteed long-term availability and traceable sourcing.
Supply support for LTC3110EFE#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The LTC3110 product line was designed specifically for high-efficiency, bidirectional supercapacitor and battery backup applications - emphasizing autonomous mode transition, active voltage balancing, and ultra-low quiescent current in harsh thermal environments.
FAQ
What is the maximum continuous output current capability of the LTC3110EFE#TRPBF in backup mode?
The LTC3110EFE#TRPBF delivers up to 2A continuous output current in backup mode at TJ ≤ 125°C, verified per datasheet Figure G04 and Electrical Characteristics table (DC current limit min = 3.5A). This rating assumes proper PCB layout with exposed PGND pad soldered and thermal vias to inner ground planes. Derating applies above 125°C junction temperature due to thermal foldback.
How does the LTC3110EFE#TRPBF implement automatic supercapacitor balancing without external components?
The LTC3110EFE#TRPBF uses its dedicated VMID pin to actively source or sink up to ±300mA, regulating the midpoint voltage of two series-connected supercapacitors to precisely VCAP/2 (±0.8%). This function operates only when VCAP > 2.2V and suspends charging if VMID deviates beyond hysteresis window - eliminating need for discrete op-amps or FETs in balancing circuits.
Can the LTC3110EFE#TRPBF operate with a single 2.7V supercapacitor, and what is the minimum VCAP for startup?
Yes, the LTC3110EFE#TRPBF supports single supercapacitors down to 0.1V VCAP. Startup occurs at VCAP ≥ 1.8V when VSYS is below undervoltage lockout (1.55V–1.71V), per Absolute Maximum Ratings and Electrical Characteristics tables. For reliable operation with 2.7V supercaps, ensure FBVCAP threshold is set ≥2.5V to avoid premature charge termination.
What is the role of the SVSYS pin on the LTC3110EFE#TRPBF, and how must it be connected?
The SVSYS pin on the LTC3110EFE#TRPBF supplies bias to internal control circuitry and must be connected directly to VSYS or filtered via RC network (e.g., 51.1Ω + 220nF) to suppress noise. Leaving SVSYS unconnected or floating causes unstable regulation and potential latch-up. The pin shares the same voltage domain as VSYS but isolates sensitive analog references from power-switching transients.
Does the LTC3110EFE#TRPBF support programmable end-of-charge voltage, and how is it configured?
Yes, the LTC3110EFE#TRPBF supports programmable end-of-charge voltage via the FBVCAP pin. A resistor divider from VCAP to PGND sets the voltage at FBVCAP; when this reaches the rising threshold (1.095V typ), charging terminates. The threshold is adjustable from 1.1V to 5.5V, enabling precise control of final supercap voltage to prevent overvoltage stress.
LTC3110EFE#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Battery Chemistry:
- Supercapacitor
- Number of Cells:
- -
- Current - Charging:
- -
- Programmable Features:
- -
- Fault Protection:
- Over Temperature, Over Voltage
- Charge Current - Max:
- -
- Battery Pack Voltage:
- -
- Voltage - Supply (Max):
- 5.5V
- Interface:
- -
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-TSSOP
LTC3110EFE#TRPBF FAQ
1.How can I place an order for LTC3110EFE#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3110EFE#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3110EFE#TRPBF reliable?
The price and inventory of LTC3110EFE#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3110EFE#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC3110EFE#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3110EFE#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3110EFE#TRPBF?
LTC3110EFE#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3110EFE#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3110EFE#TRPBF?
For technical support, including LTC3110EFE#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3110EFE#TRPBF requirements.
6.How does Aetrix verify that LTC3110EFE#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC3110EFE#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3110EFE#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC3110EFE#TRPBF?
All LTC3110EFE#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3110EFE#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3110EFE#TRPBF part is unused and in its original packaging.
Return procedure for LTC3110EFE#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3110EFE#TRPBF Tags
-
BQ21040DBVR
Texas Instruments
-
MCP73812T-420I/OT
Microchip Technology
-
MCP73831T-2ACI/OT
Microchip Technology
-
MCP73832T-2ACI/OT
Microchip Technology
-
MCP73831T-2DCI/OT
Microchip Technology
-
MCP73832T-2DCI/OT
Microchip Technology
-
MCP73831T-2ATI/OT
Microchip Technology
-
MCP73832T-2ATI/OT
Microchip Technology
-
MCP73831T-5ACI/OT
Microchip Technology
-
MCP73832T-2ACI/MC
Microchip Technology
-
MCP73831T-2ACI/MC
Microchip Technology
-
MCP73831T-2ATI/MC
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
