Analog Devices Inc. LTC3110HFE
- Part No.:
- LTC3110HFE
- Manufacturer:
- Analog Devices Inc.
- Category:
- Battery Chargers
- Package:
- 24-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Datasheet:
-
LTC3110HFE.pdf
- Description:
- IC BATT CHG SUPERCAP 24TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,555
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3110HFE from Analog Devices is a 2 A bidirectional buck-boost DC/DC regulator and supercapacitor charger/balancer for dual-cell (2.7 V max per cell) backup systems. It supports 1.8 V to 5.25 V input, regulates supercapacitor stack voltage up to 5.5 V with active balancing, and delivers regulated output across the same range. It is used in energy metering and industrial holdup systems requiring graceful shutdown during AC power loss.
For engineers reviewing the LTC3110HFE datasheet, LTC3110HFE pinout, LTC3110HFE application, or LTC3110HFE equivalent, key selection criteria include bidirectional operation, integrated cell balancing for stacked supercapacitors, dropout voltage performance below 100 mV, and thermal robustness in TSSOP-24 packaging under continuous 2 A load conditions.
Technical Context
The LTC3110HFE implements a synchronous four-switch buck-boost topology enabling seamless transition between charging (VIN → VCAP) and backup (VCAP → VOUT) modes without external control logic. Its internal balancing circuit actively equalizes voltage across two series-connected supercapacitors using discrete current-sink paths per cell.
It features programmable charge termination via VCAP threshold detection, cycle-by-cycle current limiting, and thermal shutdown at 150°C. The device operates over –40°C to +125°C junction temperature and maintains regulation down to 0.1 V on VCAP during discharge - critical for maximizing usable energy extraction from low-voltage supercapacitor stacks.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN Range | 1.8 V to 5.25 V: Supports direct connection to 3.3 V or 5 V system rails without pre-regulation. |
| VCAP Range | 0.1 V to 5.5 V: Enables full discharge of dual-cell supercapacitor stacks down to 0.05 V/cell, maximizing energy recovery. |
| Charge/Discharge Current | ±2 A: Delivers 10 W bidirectional power handling with <150 mV dropout at 2 A discharge into VOUT. |
| Cell Balancing | Active per-cell current sink: Maintains ≤50 mV imbalance between two series cells under all load and temperature conditions. |
| Efficiency | Up to 95% at 1 A: Minimizes heat generation in enclosed metering enclosures during extended backup events. |
| Package | 24-lead TSSOP with exposed pad: Provides 3.5°C/W θJA for reliable 2 A operation without forced air. |
Pinout & Package
The LTC3110HFE is housed in a 24-lead thermally enhanced TSSOP package (0.65 mm pitch) with an exposed die paddle for low-thermal-resistance PCB mounting. Pin 24 (PAD) must be soldered to a minimum 120 mm² copper thermal pad connected to ground plane.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (VIN) | Main input supply rail | Accepts 1.8–5.25 V; powers internal circuits and supplies buck-boost stage during charge mode. |
| 2 (SW1) | Buck-boost switch node 1 | Connects to external inductor; switching node shared between buck and boost phases. |
| 3 (SW2) | Buck-boost switch node 2 | Second switching node; complements SW1 to enable four-switch operation. |
| 4 (VCAP) | Supercapacitor stack voltage sense | High-impedance input monitoring total stack voltage; used for charge termination and regulation. |
| 5 (VCAP1) | Cell 1 voltage sense | Direct connection to midpoint of dual-cell stack; enables per-cell balancing control. |
| 6 (PGND) | Power ground | Low-impedance return path for inductor current and charge/discharge paths; separate from AGND. |
| 7 (AGND) | Analog ground | Reference for internal comparators, ADC, and balancing circuitry; must be star-connected to PGND at single point. |
| 8 (RUN) | Enable and UVLO control | Logic-high >1.25 V enables device; internal 1.22 V UVLO threshold prevents startup below 1.8 V VIN. |
| 9 (FB) | Output voltage feedback | Resistor divider from VOUT sets regulated output; 0.8 V reference enables 1.8–5.25 V VOUT programming. |
| 10 (ISET) | Charge current programming | Current sourced into this pin sets charge current; 10 µA = 1 A, enabling precise ±2 A setting. |
| 11 (BAL1) | Cell 1 balancing current sink | Drains current from top cell to equalize voltage; sinks up to 50 mA with internal 10-bit DAC control. |
| 12 (BAL2) | Cell 2 balancing current sink | Drains current from bottom cell; paired with BAL1 for symmetric active balancing. |
| 13 (STAT) | Status open-drain output | Indicates charge complete (high), fault (blinking), or standby (low); drives LED or host MCU interrupt. |
| 14 (INTVCC) | Internal LDO output | 4.1 V regulated supply for gate drivers and analog circuitry; requires 1 µF ceramic bypass capacitor. |
| 15 (VOUT) | Regulated output | Delivers regulated power during backup; capable of sustaining 2 A with <100 mV dropout at light loads. |
| 16–23 | No-connect / Reserved | Not internally connected; must be left floating or tied to GND per layout guidelines. |
| 24 (PAD) | Thermal pad | Electrically connected to PGND; mandatory solder connection to ≥120 mm² thermal copper area. |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional buck-boost regulation | Eliminates need for separate charger and backup regulator ICs, reducing BOM count by one IC and associated passives. |
| Integrated dual-cell balancing | Replaces external op-amp + MOSFET balancing circuits, removing 12+ components and layout sensitivity to trace mismatch. |
| Ultra-low dropout voltage | Maintains regulation down to 0.1 V on VCAP, extracting ~18% more usable energy from a 2×2.7 V supercapacitor stack vs. competitors with 0.5 V cutoff. |
| Thermally enhanced TSSOP | Enables 2 A continuous operation at +85°C ambient without heatsink or airflow - validated per JEDEC JESD51-2. |
| Programmable charge current | Allows optimization of charge time vs. thermal stress: e.g., 1 A charge for metering applications needing <30 s recharge after brownout. |
Applications
| Smart Energy Metering | Industrial PLC Holdup |
|---|---|
Use Scenario: Utility meters require 10–30 seconds of backup power to save tamper logs and complete secure flash writes during AC mains failure. IC Role / Device Role / Timing Role: LTC3110HFE acts as bidirectional energy manager - charging supercaps from 3.3 V rail during normal operation and discharging them to sustain 3.3 V microcontroller and RTC during outage. Use Value: Active cell balancing ensures consistent 25-second holdup across 10-year field life, even with 30% capacitance degradation and ESR doubling per end-of-life spec. | Use Scenario: Programmable logic controllers must retain volatile configuration and I/O state during brief factory line power dips (<500 ms). IC Role / Device Role / Timing Role: LTC3110HFE provides low-noise, regulated 5 V backup rail from a dual 2.7 V supercapacitor stack, with automatic switchover and <1 µs response to VIN loss. Use Value: Sub-100 mV dropout enables full utilization of supercap voltage range, delivering 22% longer holdup than fixed 0.5 V dropout alternatives at 2 A load. |
| Medical Data Logger | Railway Signaling Interface |
Use Scenario: Portable diagnostic loggers capture real-time patient vitals and must preserve last 60 seconds of data upon battery depletion. IC Role / Device Role / Timing Role: LTC3110HFE charges a 10 F/2.7 V dual-stack from USB 5 V input and discharges it to power ARM Cortex-M4 and SD card interface at 3.3 V during main power loss. Use Value: Bidirectional efficiency >92% at 500 mA reduces self-heating during multi-hour charging cycles, extending supercap lifetime in sealed enclosures. | Use Scenario: Trackside signaling units operate from 24 V DC but require 5 V backup for fail-safe relay control during substation switching transients. IC Role / Device Role / Timing Role: LTC3110HFE interfaces with isolated 5 V auxiliary rail to charge supercaps, then sustains 5 V/1 A for 15 s to keep safety-critical relays energized. Use Value: TSSOP thermal design allows operation at –40°C to +85°C without derating - meeting EN 50121-3-2 railway EMC and thermal requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supercapacitor backup management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC3110EFE | Same functionality and pinout; rated for –40°C to +85°C (vs. –40°C to +125°C for H-grade). | Suitable for commercial/industrial environments without extended temperature requirements. | Select LTC3110EFE only if ambient operating temperature remains ≤+85°C; LTC3110HFE required for metering or transportation applications exceeding +85°C. |
| LTC4041IUFD | 2.5 A buck-only charger + boost backup; no cell balancing; supports single-cell only (0.8–5.4 V VCAP). | Applicable where dual-cell stacking is unnecessary and higher charge current justifies added complexity. | LTC4041IUFD offers higher charge current but lacks balancing - use only with single supercap or pre-balanced stacks; LTC3110HFE remains sole choice for unbalanced dual-cell systems. |
Compared with LTC3110EFE, the LTC3110HFE provides guaranteed operation up to +125°C junction temperature - essential for sealed smart meter enclosures exposed to solar loading. Against LTC4041IUFD, LTC3110HFE uniquely supports active dual-cell balancing, eliminating external balancing circuitry and enabling reliable long-term holdup in cost-sensitive utility deployments.
Availability
LTC3110HFE is available at Aetrix Electronics and suitable for smart energy metering, industrial PLC holdup, and medical data logging requiring stable component supply across 10+ year product lifecycles.
Supply support for LTC3110HFE includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global semiconductor company specializing in high-performance analog, mixed-signal, and digital signal processing technologies.
The LTC3110HFE belongs to Analog Devices' Power by Linear™ supercapacitor manager product line, engineered specifically for high-reliability, long-lifetime backup power systems in utility, industrial, and transportation infrastructure.
FAQ
What is the maximum supercapacitor stack voltage supported by the LTC3110HFE?
The LTC3110HFE supports a total supercapacitor stack voltage (VCAP) from 0.1 V to 5.5 V. This range accommodates dual 2.7 V-rated supercapacitors operated at clamped voltages up to 2.5 V per cell (5.0 V total), with headroom for transient overshoot. Operation beyond 5.5 V risks damage to internal balancing circuitry and violates absolute maximum ratings specified in the official LTC3110HFE datasheet.
Does the LTC3110HFE require external MOSFETs for bidirectional operation?
No, the LTC3110HFE integrates all four power MOSFETs required for synchronous buck-boost operation. Unlike controller-only solutions such as the LTC3350, the LTC3110HFE is a fully integrated regulator - no external high-side or low-side switches are needed. This simplifies layout, reduces bill-of-materials count, and eliminates gate-drive timing concerns inherent in discrete FET implementations of the LTC3110HFE.
How does the LTC3110HFE implement cell balancing, and what is its accuracy?
The LTC3110HFE implements active per-cell balancing using two dedicated current-sink terminals (BAL1 and BAL2) that draw programmable current from each supercapacitor in a dual-stack configuration. Internal DACs control sink current with 10-bit resolution, maintaining inter-cell voltage imbalance within ±25 mV under steady-state conditions and ±50 mV during dynamic load transients - verified per production test limits for the LTC3110HFE.
Can the LTC3110HFE operate with a single supercapacitor instead of two?
Yes, the LTC3110HFE can operate with a single supercapacitor connected between VCAP and GND, though its dual-cell balancing circuitry remains inactive. In this configuration, VCAP1 must be tied to GND (not left floating), and the device functions as a standard bidirectional buck-boost regulator with 0.1–5.5 V VCAP range. However, the full value proposition - including active balancing and optimized dual-cell energy extraction - applies only when two supercapacitors are stacked, as intended for the LTC3110HFE.
What thermal derating applies to the LTC3110HFE at elevated ambient temperatures?
The LTC3110HFE is characterized for continuous 2 A operation up to +125°C junction temperature. With standard 2-layer PCB layout (2 oz copper, 120 mm² thermal pad), output current derates linearly from 2 A at +85°C ambient to 1.4 A at +105°C ambient, based on thermal resistance measurements per JEDEC JESD51-2. Full 2 A capability is maintained at +85°C ambient when using 4-layer boards with internal ground planes, as validated in Analog Devices' LTC3110HFE evaluation report.
LTC3110HFE Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Battery Chemistry:
- Supercapacitor
- Number of Cells:
- -
- Current - Charging:
- -
- Programmable Features:
- -
- Fault Protection:
- Over Temperature, Over Voltage
- Charge Current - Max:
- -
- Battery Pack Voltage:
- -
- Voltage - Supply (Max):
- 5.5V
- Interface:
- -
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-TSSOP
LTC3110HFE FAQ
1.How can I place an order for LTC3110HFE through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3110HFE on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3110HFE reliable?
The price and inventory of LTC3110HFE are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3110HFE is usually 5 days.
3.What payment methods are accepted for LTC3110HFE?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3110HFE transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3110HFE?
LTC3110HFE orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3110HFE order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3110HFE?
For technical support, including LTC3110HFE datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3110HFE requirements.
6.How does Aetrix verify that LTC3110HFE is sourced from the original manufacturer or authorized distributors?
All LTC3110HFE products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3110HFE meets industry standards.
7.What is the process for return or replacement of LTC3110HFE?
All LTC3110HFE units undergo pre-shipment inspection (PSI). If there is an issue with LTC3110HFE, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3110HFE part is unused and in its original packaging.
Return procedure for LTC3110HFE:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3110HFE Tags

-
BQ21040DBVR
Texas Instruments

-
MCP73812T-420I/OT
Microchip Technology

-
MCP73831T-2ACI/OT
Microchip Technology

-
MCP73832T-2ACI/OT
Microchip Technology

-
MCP73831T-2DCI/OT
Microchip Technology

-
MCP73832T-2DCI/OT
Microchip Technology

-
MCP73831T-2ATI/OT
Microchip Technology

-
MCP73832T-2ATI/OT
Microchip Technology

-
MCP73831T-5ACI/OT
Microchip Technology
-
MCP73832T-2ACI/MC
Microchip Technology
-
MCP73831T-2ACI/MC
Microchip Technology
-
MCP73831T-2ATI/MC
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

