My Inquiry
My Account
Analog Devices Inc. LTC3110HFE#PBF
- Part No.:
- LTC3110HFE#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Battery Chargers
- Package:
- 24-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Datasheet:
-
LTC3110HFE#PBF.pdf
- Description:
- IC BATT CHG SUPERCAP 24TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,510
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3110HFE#PBF from Analog Devices is a 2A bidirectional buck-boost DC/DC regulator and capacitor charger/balancer, operating across 0.1V–5.5V VCAP and 1.8V–5.25V VSYS ranges. It delivers ±1% backup voltage accuracy, 1.2MHz fixed switching frequency, and automatic charge-to-backup switchover - enabling reliable supercapacitor-based backup in servers, RAID systems, and RF infrastructure.
For engineers reviewing the LTC3110HFE#PBF datasheet, LTC3110HFE#PBF pinout, LTC3110HFE#PBF application, or LTC3110HFE#PBF equivalent, key selection criteria include bidirectional current control, programmable ±2% charge input current limit (125mA–2A), integrated VMID balancing buffer, Burst Mode® quiescent current (40µA), and thermal grade support up to 150°C junction temperature.
Technical Context
The LTC3110HFE#PBF implements a proprietary low-noise buck-boost topology with four internal MOSFETs (SWA–SWD) and dual-path current sensing via RSEN and VSYS. Its direction control logic responds to DIR pin thresholds (1.045V/1.095V hysteresis) to autonomously reverse power flow between VCAP and VSYS without inductor current discontinuity.
It integrates a programmable charge current limiter (via PROG resistor), FBVCAP-based end-of-charge supervision (1.061V/1.095V thresholds), and an active linear VMID balancer that regulates mid-voltage of series supercapacitors to 50% of VCAP - suspending charge if VMID deviates beyond ±2.4V–2.62V at VCAP = 5V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCAP Range | 0.1V to 5.5V - supports ultra-low-voltage supercapacitor start-up and full-stack charging. |
| VSYS Range | 1.8V to 5.25V - matches standard system rail voltages including 3.3V and 5V logic domains. |
| Max Bidirectional Current | 2A continuous - enables high-power backup for server memory retention or RF PA hold-up. |
| Backup Voltage Accuracy | ±1% - ensures stable system supply during brownout without external trimming. |
| Switching Frequency | Fixed 1.2MHz - allows compact 2.2µH inductor use and reduces EMI filtering burden. |
| Burst Mode Quiescent Current | 40µA - extends backup runtime in low-duty-cycle applications like network switches. |
| Junction Temperature Range | –40°C to +150°C - qualified for industrial and automotive under-hood environments. |
Pinout & Package
Package: 24-lead plastic TSSOP (FE package), thermally enhanced with exposed PGND pad (Pin 25). θJA = 33°C/W on 4-layer board. Requires soldering of exposed pad to PCB ground plane for rated thermal performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCAP (Pins 22, 23) | Bidirectional storage element interface | Connects to supercapacitor stack or battery; sinks current in backup mode, sources current in charge mode. |
| VSYS (Pins 13, 15) | Bidirectional system rail interface | Supplies charge current from system bus or delivers backup power to load; requires local 47µF bypass. |
| DIR (Pin 7) | Mode direction control input | Logic-high (>1.095V) enables charging; logic-low (<1.045V) enables backup; hysteresis prevents chatter. |
| PROG (Pin 10) | Charge current programming node | Resistor to SGND sets average IVSYS from 125mA to 2A with ±2% accuracy (RPROG = 1.5kΩ–24.3kΩ). |
| VMID (Pin 24) | Active capacitor balancing output | Drives midpoint of two-series supercaps to 50% VCAP; suspends charge if VMID drifts outside 2.38V–2.62V window. |
| FB (Pin 9) | VSYS feedback reference input | Resistor divider sets regulated VSYS voltage (1.8V–5.25V); internal 0.6V reference enables precise scaling. |
| FBVCAP (Pin 5) | End-of-charge voltage monitor | Resistor divider programs final VCAP voltage (1.1V–5.5V); rising/falling thresholds trigger charge foldback/termination. |
| SW1 / SW2 (Pins 20,21 / 16,17) | Internal switch node connections | Connect to opposite ends of buck-boost inductor; require short, wide PCB traces to minimize switching noise. |
Key Features
| Feature | Design Value |
|---|---|
| Automatic charge-to-backup switchover | Enables seamless failover within microseconds upon system power loss - no µC intervention required. |
| Programmable ±2% charge current limit | Allows precise control of system bus loading during capacitor recharge - avoids overloading 12V or 5V supplies. |
| Integrated VMID balancing buffer | Actively equalizes voltage across series supercapacitors - eliminates need for external passive balancing resistors. |
| Burst Mode® operation | Reduces no-load quiescent current to 40µA - critical for multi-year backup runtime in always-on infrastructure. |
| Open-collector status outputs (CAPOK, CHRG, CMPOUT) | Provides direct µC interfacing for state monitoring - e.g., CAPOK low indicates VCAP below end-of-charge threshold. |
Applications
| Server Memory Backup | RAID Controller Hold-Up |
|---|---|
|
Use Scenario: Maintains DRAM data integrity during AC mains failure in enterprise servers. IC Role / Device Role / Timing Role: Bidirectional buck-boost regulator charges supercapacitor stack from 12V system rail and discharges into 1.2V/1.8V memory rails during outage. Use Value: Delivers 2A peak backup current with ±1% VSYS regulation - ensuring uninterrupted ECC memory operation for >100ms. |
Use Scenario: Powers RAID controller ASIC and cache SRAM during unexpected power loss in storage arrays. IC Role / Device Role / Timing Role: Charges 5.5V supercapacitor bank from 3.3V system rail and backs up 3.3V/5V controller rails with automatic switchover. Use Value: Supports >200ms hold-up time at 1.5A load using dual 10F capacitors - meets JEDEC JESD22-B117A requirements. |
| RF Transceiver Battery Backup | Industrial PLC Real-Time Clock Support |
|
Use Scenario: Provides clean 3.3V backup to LTE/5G transceiver during battery swap or primary supply interruption. IC Role / Device Role / Timing Role: Regulates VSYS from Li-ion battery (3.0V–4.2V) or supercapacitor (0.1V–5.5V) while maintaining <10mV ripple in PWM mode. Use Value: Fixed 1.2MHz switching enables small LC filter design - meeting 3GPP spectral mask for RF front-end co-location. |
Use Scenario: Sustains RTC, firmware registers, and volatile configuration memory in programmable logic controllers during factory power dips. IC Role / Device Role / Timing Role: Charges low-leakage supercapacitor from 24V DC system via isolated DC/DC, then backs up 3.3V real-time clock domain. Use Value: 1μA shutdown current and 40µA Burst Mode quiescent draw extend 10F capacitor lifetime to >5 years at 60°C ambient. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bidirectional buck-boost regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX77827BEWL+T | Single-direction (charge-only) 2A buck-boost; no backup mode; 2.5V–5.5V VBAT range; lacks VMID balancer. | Suitable only for charging applications - cannot replace LTC3110HFE#PBF in bidirectional backup systems. | Select only when system uses separate backup IC or discrete FET-based discharge path. |
| TPS63802DLAR | Unidirectional 2.5A buck-boost; no charge control or end-of-charge supervision; 1.8V–5.5V input; no DIR/PROG/FBVCAP pins. | Requires external µC for mode sequencing and current limiting - increases BOM and firmware complexity. | Consider for cost-sensitive, non-critical backup where autonomous operation is not required. |
Compared with MAX77827BEWL+T and TPS63802DLAR, the LTC3110HFE#PBF uniquely integrates bidirectional power flow, programmable charge current, and active capacitor balancing - eliminating external components and µC coordination needed for reliable supercapacitor-based hold-up in mission-critical infrastructure.
Availability
LTC3110HFE#PBF is available at Aetrix Electronics and suitable for server memory backup, RAID controller hold-up, and RF transceiver battery backup requiring stable component supply across extended temperature and long-lifecycle deployments.
Supply support for LTC3110HFE#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, communications, automotive, and aerospace markets.
The LTC3110HFE#PBF belongs to Analog Devices' Power by Linear™ family of high-efficiency, high-reliability DC/DC regulators - engineered specifically for energy storage interface applications requiring autonomous bidirectional power management and precision voltage regulation.
FAQ
What is the maximum junction temperature rating for the LTC3110HFE#PBF?
The LTC3110HFE#PBF is fully specified and guaranteed over a junction temperature range of –40°C to +150°C. This H-grade qualification distinguishes it from E-grade (–40°C to +125°C) and I-grade (–40°C to +125°C) variants, making the LTC3110HFE#PBF suitable for under-hood automotive or high-ambient industrial environments where thermal derating must be minimized.
How does the LTC3110HFE#PBF implement automatic supercapacitor balancing?
The LTC3110HFE#PBF uses its VMID pin as an active linear balancing buffer that regulates the midpoint voltage of two series-connected supercapacitors to exactly 50% of VCAP. If VMID deviates beyond the 2.38V–2.62V window (at VCAP = 5V), the LTC3110HFE#PBF suspends charging until balance is restored - preventing overvoltage damage without external resistors or controllers.
Can the LTC3110HFE#PBF operate with VCAP lower than 1.0V during backup mode?
Yes - the LTC3110HFE#PBF supports VCAP down to 0.1V in backup mode, enabling full utilization of supercapacitor discharge curves. Its proprietary low-noise switching algorithm maintains continuous inductor current and stable VSYS regulation even when VCAP falls significantly below VSYS, unlike conventional buck-boost controllers that exhibit discontinuous conduction or voltage droop.
What is the function of the PROG pin on the LTC3110HFE#PBF?
The PROG pin on the LTC3110HFE#PBF accepts a resistor to SGND to program the average charge current (IVSYS) drawn from the system rail during charging mode. With RPROG = 1.5kΩ–24.3kΩ, the LTC3110HFE#PBF delivers 125mA–2A with ±2% accuracy - allowing precise control of system bus loading without current-sense amplifiers or µC-based DACs.
Does the LTC3110HFE#PBF support both automatic and forced mode transitions between charge and backup?
Yes - the LTC3110HFE#PBF supports both autonomous and command-driven operation. When DIR is tied to VSYS or controlled by a voltage supervisor, it automatically switches modes based on system conditions. Alternatively, a µC can drive DIR directly to force immediate transition - enabling deterministic response to power-fail interrupts or firmware-controlled energy management sequences.
LTC3110HFE#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Battery Chemistry:
- Supercapacitor
- Number of Cells:
- -
- Current - Charging:
- -
- Programmable Features:
- -
- Fault Protection:
- Over Temperature, Over Voltage
- Charge Current - Max:
- -
- Battery Pack Voltage:
- -
- Voltage - Supply (Max):
- 5.5V
- Interface:
- -
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-TSSOP
LTC3110HFE#PBF FAQ
1.How can I place an order for LTC3110HFE#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3110HFE#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3110HFE#PBF reliable?
The price and inventory of LTC3110HFE#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3110HFE#PBF is usually 5 days.
3.What payment methods are accepted for LTC3110HFE#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3110HFE#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3110HFE#PBF?
LTC3110HFE#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3110HFE#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3110HFE#PBF?
For technical support, including LTC3110HFE#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3110HFE#PBF requirements.
6.How does Aetrix verify that LTC3110HFE#PBF is sourced from the original manufacturer or authorized distributors?
All LTC3110HFE#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3110HFE#PBF meets industry standards.
7.What is the process for return or replacement of LTC3110HFE#PBF?
All LTC3110HFE#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3110HFE#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3110HFE#PBF part is unused and in its original packaging.
Return procedure for LTC3110HFE#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3110HFE#PBF Tags
-
BQ21040DBVR
Texas Instruments
-
MCP73812T-420I/OT
Microchip Technology
-
MCP73831T-2ACI/OT
Microchip Technology
-
MCP73832T-2ACI/OT
Microchip Technology
-
MCP73831T-2DCI/OT
Microchip Technology
-
MCP73832T-2DCI/OT
Microchip Technology
-
MCP73831T-2ATI/OT
Microchip Technology
-
MCP73832T-2ATI/OT
Microchip Technology
-
MCP73831T-5ACI/OT
Microchip Technology
-
MCP73832T-2ACI/MC
Microchip Technology
-
MCP73831T-2ACI/MC
Microchip Technology
-
MCP73831T-2ATI/MC
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
