Analog Devices Inc. LTC3260MPMSE#TRPBF
- Part No.:
- LTC3260MPMSE#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 16-TFSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
LTC3260MPMSE#TRPBF.pdf
- Description:
- IC REG CHARGE PUMP INV DL 16MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,922
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3260MPMSE#TRPBF from Analog Devices is a low-noise dual-polarity power supply IC integrating an inverting charge pump (–VIN or –0.94·VIN), a 50mA positive LDO+ (adjustable 1.2V–32V), and a 50mA negative LDO– (adjustable –32V to –1.2V), all operating from a single 4.5V–32V input. It delivers ±12V outputs from 15V input in instrumentation-grade bias supplies.
For engineers reviewing the LTC3260MPMSE#TRPBF datasheet, LTC3260MPMSE#TRPBF pinout, LTC3260MPMSE#TRPBF application, or LTC3260MPMSE#TRPBF equivalent, key selection criteria include its –55°C to 150°C extended temperature grade, 100µA Burst Mode quiescent current with both LDOs active, 50kHz–500kHz programmable oscillator, LDO noise of 100µVRMS, and thermally enhanced 16-pin MSOP package with exposed GND pad.
Technical Context
The LTC3260MPMSE#TRPBF implements a two-stage architecture: a programmable-frequency (50–500kHz) inverting charge pump generates VOUT, which powers the negative LDO–, while VIN directly powers the positive LDO+. Its MODE pin selects between constant-frequency inversion (VOUT = –VIN) or Burst Mode regulation (VOUT ≈ –0.94·VIN) with hysteretic control.
Both LDOs use external resistor dividers for output voltage programming (ADJ+ = 1.200V, ADJ– = –1.200V), feature independent enable pins (EN+, EN–), and include dedicated reference bypass pins (BYP+, BYP–) for 100µVRMS noise reduction. Soft-start, short-circuit protection (160mA max), and thermal shutdown (175°C trip) are integrated.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN Range | 4.5V to 32V - supports wide industrial and automotive input rails without pre-regulation. |
| Charge Pump Output | –VIN (constant freq.) or –0.94·VIN (Burst Mode) - enables precise bipolar rail generation with selectable efficiency/noise trade-off. |
| LDO+ / LDO– Current | 50mA each - sufficient for op-amp biasing, ADC/DAC reference supplies, and sensor excitation circuits. |
| Quiescent Current | 100µA with both LDOs on in Burst Mode - extends battery life in portable medical and instrumentation devices. |
| Oscillator Frequency | 50kHz to 500kHz via RT resistor - allows EMI optimization and ripple/noise tuning across load conditions. |
| Output Noise | 100µVRMS (with 10nF BYP+/- caps) - meets low-noise requirements for precision analog signal chains. |
| Operating Temp | –55°C to 150°C - qualified for harsh-environment automotive and military applications. |
Pinout & Package
Package: 16-lead plastic MSOP with exposed thermal pad (Pin 17 = GND), 0.75mm profile, θJA = 43°C/W. Exposed pad must be soldered to PCB ground plane for thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EN+ | Positive LDO enable input | Logic high (≥1.1V) activates LDO+; internal 0.7µA pull-down ensures default disable. |
| RT | Oscillator frequency programming | Resistor to GND sets fOSC from 50kHz–500kHz; 0Ω → 500kHz fixed frequency. |
| BYP– | LDO– reference bypass | 10nF cap to GND reduces LDO– output noise by filtering internal –1.2V reference. |
| ADJ– | LDO– feedback input | Serves at –1.200V; sets VLDO– = –1.2V × (R1/R2 + 1) via external resistor divider. |
| LDO– | Negative LDO output | Delivers up to –50mA; requires ≥2µF low-ESR ceramic capacitor to GND for stability. |
| VOUT | Charge pump output | Feeds LDO–; regulated to –VIN (MODE = low) or –0.94·VIN (MODE = high). |
| C– / C+ | Flying capacitor terminals | Switch large transient currents; require short, low-inductance traces to 1µF ceramic cap. |
| VIN | Main input supply | Powers LDO+ and charge pump; requires ≥2µF low-ESR ceramic bypass to GND. |
| LDO+ | Positive LDO output | Delivers up to +50mA; requires ≥2µF low-ESR ceramic capacitor to GND for stability. |
| EN– | Charge pump & LDO– enable | Logic high enables VOUT generation and LDO–; internal 1.4µA pull-down ensures safe default. |
| MODE | Charge pump operating mode select | High = Burst Mode (low IQ, higher ripple); Low = constant frequency (lower ripple, higher IQ). |
| ADJ+ | LDO+ feedback input | Serves at +1.200V; sets VLDO+ = +1.2V × (R1/R2 + 1) via external resistor divider. |
| BYP+ | LDO+ reference bypass | 10nF cap to GND reduces LDO+ output noise by filtering internal +1.2V reference. |
| GND | Ground reference & thermal pad | Exposed pad (Pin 17) is GND and must be soldered to PCB ground plane for thermal integrity. |
Key Features
| Feature | Design Value |
|---|---|
| Burst Mode operation | Reduces quiescent current to 100µA with both LDOs enabled, ideal for battery-powered portable instruments. |
| Programmable 50kHz–500kHz oscillator | Enables EMI compliance tuning and ripple/noise optimization without changing layout or components. |
| Independent LDO enable/control | EN+ and EN– allow sequenced startup/shutdown of positive and negative rails for system-level power management. |
| Reference bypass pins (BYP+/BYP–) | 10nF capacitors reduce LDO output noise to 100µVRMS, critical for high-resolution ADC/DAC reference supplies. |
| Extended temperature grade (–55°C to 150°C) | Validated for under-hood automotive, downhole, and aerospace applications requiring extreme reliability. |
| Integrated protection | Short-circuit current limit (160mA) and thermal shutdown (175°C) prevent damage during fault conditions. |
Applications
| Portable Medical Equipment | Industrial Instrumentation |
|---|---|
Use Scenario: Powering low-noise front-end amplifiers and 24-bit sigma-delta ADCs in handheld ultrasound or ECG monitors. IC Role / Device Role / Timing Role: Generates clean ±12V bias rails from a single Li-ion battery (3.6V–4.2V) or 12V DC input, isolating analog signal chain from noisy digital supplies. Use Value: 100µVRMS LDO noise and 100µA Burst Mode IQ extend battery runtime while preserving SNR > 110dB. |
Use Scenario: Providing isolated, low-drift reference voltages for precision digital multimeters and automated test equipment. IC Role / Device Role / Timing Role: Delivers stable ±5V or ±12V rails with <0.03mV/mA load regulation and <0.04mV/V line regulation for metrology-grade references. Use Value: Independent LDO+ and LDO– enable matched positive/negative sourcing for differential DACs and op-amp biasing. |
| Automotive Sensor Modules | Low-Noise Bias Generators |
Use Scenario: Supplying bipolar rails to MEMS pressure sensors and Hall-effect current sensors in engine control units. IC Role / Device Role / Timing Role: Operates over –40°C to 150°C ambient with AEC-Q100 qualification, delivering regulated ±5V from 12V vehicle battery (with transient suppression). Use Value: Extended –55°C to 150°C junction rating ensures reliability in under-hood environments with minimal derating. |
Use Scenario: Generating ultra-low-noise ±15V supplies for photodiode transimpedance amplifiers and lock-in amplifier front-ends. IC Role / Device Role / Timing Role: Uses BYP+ and BYP– pins with 10nF caps to achieve 100µVRMS noise, outperforming discrete LDO solutions. Use Value: Integrated charge pump + dual LDO eliminates need for external inductors or transformers, reducing board area by >40%. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-polarity regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LT3261EMSE#TRPBF | Single-output inverting charge pump only (no LDO+); 100mA IOUT; no negative LDO post-regulator. | Requires external positive LDO; lacks integrated bipolar rail solution. | Select when only negative rail needed and board space permits discrete LDO addition. |
| MAX1759EUB+T | Inverting charge pump + single positive LDO; no negative LDO; 125mA IOUT; 2.7V–5.5V VIN range. | Not suitable for >5.5V inputs or dual-rail precision analog systems requiring matched LDO noise specs. | Choose for low-voltage portable systems where input is <5.5V and only one regulated rail is required. |
Compared with LT3261EMSE#TRPBF and MAX1759EUB+T, the LTC3260MPMSE#TRPBF uniquely integrates both positive and negative LDOs with matched 100µVRMS noise, full 4.5V–32V input support, and –55°C to 150°C operation-making it the only drop-in solution for high-reliability bipolar bias generation in instrumentation and automotive domains.
Availability
LTC3260MPMSE#TRPBF is available at Aetrix Electronics and suitable for portable medical equipment, industrial instrumentation, and automotive sensor modules requiring stable component supply across extended temperature ranges.
Supply support for LTC3260MPMSE#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, industrial automation, and automotive markets.
The LTC3260 belongs to Analog Devices' µPower and Precision Power Management product line, designed specifically for low-noise, wide-input, bipolar rail generation in demanding analog signal chains and harsh-environment applications.
FAQ
What is the maximum output current capability of the LTC3260MPMSE#TRPBF?
The LTC3260MPMSE#TRPBF provides up to 100mA from its inverting charge pump output (VOUT), and up to 50mA each from its positive LDO+ and negative LDO– regulators. The LDO– is powered from VOUT, so total system output is constrained by VOUT current capacity and LDO– dropout headroom. At full 50mA per LDO, VOUT must sustain ≥50mA plus LDO– quiescent current.
How does the MODE pin affect the operation of the LTC3260MPMSE#TRPBF?
The MODE pin selects between two distinct charge pump operating modes: logic high enables Burst Mode, regulating VOUT to –0.94·VIN with ~100µA quiescent current and higher output ripple; logic low enables constant-frequency mode, driving VOUT to –VIN at 50kHz–500kHz with lower ripple but higher IQ. Both modes retain full LDO regulation and protection features.
Can the LTC3260MPMSE#TRPBF generate asymmetric output voltages like +5V and –12V?
Yes, the LTC3260MPMSE#TRPBF supports independent output voltage programming: VLDO+ is set via ADJ+ (1.200V reference) and resistor divider to any value from 1.2V to 32V; VLDO– is set via ADJ– (–1.200V reference) to any value from –32V to –1.2V. This enables asymmetric rails such as +5V/–12V, provided VOUT remains ≥ |VLDO–| + VDROPOUT– (min 200mV at 50mA).
What is the purpose of the BYP+ and BYP– pins on the LTC3260MPMSE#TRPBF?
The BYP+ and BYP– pins connect to the internal +1.200V and –1.200V reference buffers. Adding a 10nF capacitor from each pin to GND filters reference noise, reducing LDO+ and LDO– output voltage noise to 100µVRMS. Leaving these pins floating results in higher noise; they must not be shorted or connected to other voltages.
Is the LTC3260MPMSE#TRPBF pin-compatible with other variants in the LTC3260 family?
Yes, the LTC3260MPMSE#TRPBF uses the same 16-pin MSOP package and identical pinout as all other MSOP variants (e.g., LTC3260EMSE#TRPBF, LTC3260HMSE#TRPBF). The only differences are temperature grade (–55°C to 150°C), screening, and qualification-electrical functionality and pin mapping are fully compatible.
LTC3260MPMSE#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-TFSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Charge Pump
- Number of Outputs:
- 1
- Frequency - Switching:
- 50kHz ~ 500kHz
- Voltage/Current - Output 1:
- Adj, 100mA
- Voltage/Current - Output 2:
- -
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 4.5V ~ 32V
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-MSOP-EP
LTC3260MPMSE#TRPBF FAQ
1.How can I place an order for LTC3260MPMSE#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3260MPMSE#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3260MPMSE#TRPBF reliable?
The price and inventory of LTC3260MPMSE#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3260MPMSE#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC3260MPMSE#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3260MPMSE#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3260MPMSE#TRPBF?
LTC3260MPMSE#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3260MPMSE#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3260MPMSE#TRPBF?
For technical support, including LTC3260MPMSE#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3260MPMSE#TRPBF requirements.
6.How does Aetrix verify that LTC3260MPMSE#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC3260MPMSE#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3260MPMSE#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC3260MPMSE#TRPBF?
All LTC3260MPMSE#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3260MPMSE#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3260MPMSE#TRPBF part is unused and in its original packaging.
Return procedure for LTC3260MPMSE#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3260MPMSE#TRPBF Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
