My Inquiry
My Account
Analog Devices Inc. LTC3265HDHC#TRPBF
- Part No.:
- LTC3265HDHC#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- 18-WFDFN Exposed Pad
- Datasheet:
-
LTC3265HDHC#TRPBF.pdf
- Description:
- IC REG CHARGE PUMP INV DL 18DFN
- Quantity:
- Payment:
- Shipping:
Inventory:4,110
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3265HDHC#TRPBF from Analog Devices (formerly Linear Technology) is a high-voltage, low-noise dual-polarity power supply IC integrating a boost charge pump, inverting charge pump, and two post-regulating LDOs. It delivers ±15V outputs from a single 12V input, supports up to 50mA per rail, operates with 135µA quiescent current in Burst Mode®, and features programmable 50kHz–500kHz switching frequency - used in precision instrumentation bias generation and bipolar analog front-ends.
For engineers reviewing the LTC3265HDHC#TRPBF datasheet, LTC3265HDHC#TRPBF pinout, LTC3265HDHC#TRPBF application, or LTC3265HDHC#TRPBF equivalent, key selection criteria include its –40°C to 150°C operating junction temperature range, 18-lead DFN (5mm × 3mm) package with exposed GND pad, dual LDO output adjustability via external resistors, and independent enable/control of boost/inverting pumps and regulators.
Technical Context
The LTC3265HDHC#TRPBF implements two independent charge pump topologies: a boost pump (VIN_P → VOUT+, regulated to 2·VIN_P or 0.94·2·VIN_P) and an inverting pump (VIN_N → VOUT–, regulated to –VIN_N or –0.94·VIN_N), each selectable between constant-frequency (50–500kHz) and Burst Mode® operation via the MODE pin. Both pumps feed dedicated low-noise LDOs (LDO+, LDO–) with 1.2V internal references and ADJ± feedback inputs.
Its control architecture separates enable logic (EN+, EN–), frequency programming (RT), and mode selection (MODE), enabling flexible sequencing and load-dependent efficiency optimization. The device integrates soft-start, short-circuit protection (220mA/160mA limits), thermal shutdown (~175°C), and stable ceramic-capacitor operation - all within a thermally enhanced 18-lead DFN package rated for 150°C junction temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN_P Range | 4.5V to 16V - defines minimum system input for positive rail generation; requires ≥4.5V to initiate boost pump operation. |
| VIN_N Range | 4.5V to 32V - enables wide-range negative rail generation; supports asymmetric configurations (e.g., VIN_N = VIN_P or VIN_N = VOUT+). |
| LDO Output Current | ±50mA max - sufficient for driving op-amp bias networks, ADC/DAC reference buffers, and sensor excitation circuits without external pass devices. |
| Quiescent Current (Burst) | 135µA with both LDOs on - enables ultra-low-power standby in battery-powered instrumentation and portable test equipment. |
| Oscillator Frequency | 50kHz to 500kHz (RT-programmable) - allows trade-off between EMI suppression (lower f) and output impedance (higher f reduces ROL). |
| LDO Dropout Voltage | 400mV (LDO+), 200mV (LDO–) at full load - ensures regulation under tight headroom conditions, e.g., generating ±12V from 13.8V automotive supply. |
| Output Noise | 100µVRMS (with 100nF BYP+/- caps) - meets low-noise requirements for precision signal chains, audio preamps, and metrology-grade converters. |
Pinout & Package
Package: 18-lead (5mm × 3mm × 0.75mm) plastic DFN with exposed GND pad (Pin 19), rated for –40°C to +150°C junction temperature. Exposed pad must be soldered to PCB ground plane for thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN_P (Pin 3) | Boost pump input supply | Primary input for positive rail generation; must be bypassed with low-ESR ceramic capacitor (≥10µF) near pin. |
| VIN_N (Pin 11) | Inverting pump input supply | Selectable connection point: tied to VIN_P for asymmetric outputs or to VOUT+ for symmetric ± rails. |
| VOUT+ (Pin 18) | Boost pump output | Intermediate 2×VIN_P (or 0.94×2×VIN_P) rail feeding LDO+; requires ≥10µF storage capacitance. |
| VOUT– (Pin 8) | Inverting pump output | Intermediate –VIN_N (or –0.94×VIN_N) rail feeding LDO–; requires ≥10µF storage capacitance. |
| LDO+ (Pin 17) | Positive LDO output | Final regulated positive output (1.2V–32V); requires ≥2µF low-ESR ceramic capacitor to GND for stability. |
| LDO– (Pin 7) | Negative LDO output | Final regulated negative output (–32V to –1.2V); requires ≥2µF low-ESR ceramic capacitor to GND for stability. |
| ADJ+ (Pin 16) | LDO+ feedback reference | Servos to 1.200V (±2%); sets LDO+ output voltage via resistor divider (R1/R2) to GND. |
| ADJ– (Pin 6) | LDO– feedback reference | Servos to –1.200V (±2%); sets LDO– output voltage via resistor divider (R1/R2) to GND. |
| EN+ (Pin 13) | Positive pump/LDO enable | Logic-high enables boost pump and LDO+; internal pull-down ensures safe default-off state. |
| EN– (Pin 4) | Negative pump/LDO enable | Logic-high enables inverting pump and LDO–; independent control enables staggered startup. |
| MODE (Pin 14) | Charge pump operating mode | High = Burst Mode® (low IQ, higher ripple); Low = constant-frequency (lower ripple, higher IQ). |
| RT (Pin 12) | Oscillator frequency set | Resistor to GND programs fOSC from 50kHz to 500kHz; GND = 500kHz default. |
| BYP+ (Pin 15) | LDO+ reference bypass | Connect 100nF cap to GND to reduce LDO+ output noise; floating if unused. |
| BYP– (Pin 5) | LDO– reference bypass | Connect 100nF cap to GND to reduce LDO– output noise; floating if unused. |
| GND (Pin 19) | Power and signal ground | Exposed thermal pad - must be soldered to PCB ground plane for θJA = 42°C/W and functional integrity. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent charge pumps | Enables simultaneous generation of high-voltage positive and negative rails from one input, eliminating need for separate DC/DC converters. |
| Programmable 50kHz–500kHz oscillator | Allows EMI-sensitive designs to shift switching noise out of critical bands while maintaining optimal charge pump output impedance. |
| 135µA Burst Mode® quiescent current | Extends battery life in portable instrumentation by reducing idle power without disabling regulation capability. |
| ±100µVRMS output noise with bypass caps | Meets stringent noise requirements for 24-bit delta-sigma ADCs, precision DACs, and low-distortion audio signal paths. |
| Integrated soft-start and thermal protection | Prevents inrush current damage during power-up and protects against sustained overloads without external circuitry. |
| Stable with ceramic capacitors only | Eliminates need for costly tantalum or aluminum electrolytic capacitors, simplifying BOM and improving long-term reliability. |
Applications
| High-Precision Instrumentation Bias | Industrial Process Control I/O Modules |
|---|---|
|
Use Scenario: Generating clean ±15V rails for 24-bit sigma-delta ADC reference buffers and op-amp front-ends in handheld multimeters and calibration standards. IC Role / Device Role / Timing Role: Dual-polarity LDO regulator providing low-noise, tightly regulated supplies with independent enable control for power sequencing. Use Value: 100µVRMS noise and <0.03mV/mA load regulation ensure sub-LSB error contribution in 1ppm-accurate measurement systems. |
Use Scenario: Powering isolated analog input/output channels in PLC analog modules requiring ±12V for sensor excitation and signal conditioning. IC Role / Device Role / Timing Role: High-voltage charge pump + LDO subsystem delivering stable bipolar rails from 24V industrial bus with thermal robustness. Use Value: –40°C to 150°C rating and short-circuit protection ensure reliable operation in uncooled control cabinets with ambient temperatures up to 70°C. |
| Portable Medical Sensor Interfaces | Test & Measurement Signal Sources |
|
Use Scenario: Supplying low-noise ±5V to EEG/ECG amplifier stages in battery-powered patient monitors where EMI and power consumption are critical. IC Role / Device Role / Timing Role: Ultra-low-quiescent dual supply IC enabling >100-hour battery life while maintaining µV-level signal integrity. Use Value: 135µA Burst Mode® IQ and ceramic-capacitor compatibility reduce system size, weight, and self-heating in compact wearable enclosures. |
Use Scenario: Creating matched ±15V supplies for high-fidelity arbitrary waveform generator output stages and precision DAC drivers. IC Role / Device Role / Timing Role: Symmetric bipolar supply generator with independent pump control to minimize cross-talk between positive/negative output paths. Use Value: Independent EN+/EN– pins allow precise timing of positive/negative rail ramp-up, suppressing turn-on transients in sensitive RF/analog circuits. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-polarity regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC3261IDHC#TRPBF | Single-output (negative-only) inverting charge pump + LDO; no boost pump or positive LDO; 16-lead DFN; 125°C max junction temp. | Suitable only for negative-rail generation; cannot replace LTC3265HDHC#TRPBF in dual-rail systems without adding external boost stage. | Select when only negative bias is needed and lower cost/size is prioritized over dual-rail integration. |
| MAX1759EUB+T | Single-output inverting charge pump + LDO; fixed –5V output; no adjustable LDO, no boost pump, no Burst Mode®; 10-lead µMAX; 85°C max junction temp. | Limited to fixed –5V output; lacks programmability, dual-rail capability, and extended temperature range required for industrial instrumentation. | Consider only for cost-sensitive consumer applications requiring simple fixed negative bias at room temperature. |
Compared with LTC3265HDHC#TRPBF, LTC3261IDHC#TRPBF provides half the functionality at lower cost but requires external positive regulation, while MAX1759EUB+T offers minimal integration and temperature capability - making LTC3265HDHC#TRPBF the sole choice for high-reliability, wide-temperature, fully integrated bipolar supply design.
Availability
LTC3265HDHC#TRPBF is available at Aetrix Electronics and suitable for high-precision instrumentation bias generation, industrial process control I/O modules, and portable medical sensor interfaces requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LTC3265HDHC#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors for precision, power, and connectivity applications.
The LTC3265 belongs to Linear Technology's high-voltage, low-noise power management product line, designed specifically for instrumentation, medical, and industrial systems requiring clean, bipolar, and thermally robust power rails from single-input sources.
FAQ
What is the maximum operating junction temperature for the LTC3265HDHC#TRPBF?
The LTC3265HDHC#TRPBF is specified for operation up to +150°C junction temperature, confirmed by its H-grade temperature rating in the order information table. This exceeds the 125°C limit of standard E/I-grade variants and enables use in high-ambient environments such as uncooled industrial control cabinets or under-hood automotive test equipment where thermal derating must be minimized.
Can the LTC3265HDHC#TRPBF generate symmetric ±15V outputs from a 12V input?
Yes, the LTC3265HDHC#TRPBF can generate symmetric ±15V outputs from a 12V input: tie VIN_N to VOUT+ so the inverting pump produces –VOUT+, then configure LDO+ and LDO– with identical resistor dividers to set VLDO+ = +15V and VLDO– = –15V. The typical application diagram (TA01b) explicitly demonstrates this configuration with 12V input and ±15V outputs.
How does the MODE pin affect output ripple and efficiency in the LTC3265HDHC#TRPBF?
When MODE = high, the LTC3265HDHC#TRPBF enters Burst Mode®, reducing quiescent current to 135µA but increasing output ripple due to hysteretic regulation; when MODE = low, it operates at constant frequency (e.g., 500kHz), yielding lower ripple but higher IQ (~1–2mA). This trade-off allows designers to optimize for battery life (Burst) or signal integrity (constant frequency) based on load conditions.
What external components are mandatory for stable operation of the LTC3265HDHC#TRPBF?
Mandatory external components for the LTC3265HDHC#TRPBF include: (1) ≥10µF ceramic input capacitors on VIN_P and VIN_N; (2) ≥10µF ceramic storage capacitors on VOUT+ and VOUT–; (3) ≥2µF low-ESR ceramic output capacitors on LDO+ and LDO–; (4) flying capacitors (1µF ceramic) on CBST± and CINV±; and (5) resistor dividers on ADJ± for output voltage setting. Omitting any compromises regulation or stability.
Is the exposed pad on the LTC3265HDHC#TRPBF package electrically connected and how must it be handled?
Yes, the exposed pad (Pin 19) on the LTC3265HDHC#TRPBF is electrically connected to GND and must be soldered to the PCB ground plane. Per the datasheet, this is required for both functional integrity and thermal performance (θJA = 42°C/W). Leaving it unconnected degrades thermal dissipation, risks malfunction, and voids the 150°C junction temperature rating.
LTC3265HDHC#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 18-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Ratiometric
- Output Configuration:
- Positive and Negative (Dual Rail)
- Topology:
- Charge Pump
- Output Type:
- Fixed
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 32V
- Voltage - Output (Min/Fixed):
- -Vin, 2Vin
- Voltage - Output (Max):
- -
- Current - Output:
- 100mA
- Frequency - Switching:
- 50kHz ~ 500kHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 18-DFN (5x3)
LTC3265HDHC#TRPBF FAQ
1.How can I place an order for LTC3265HDHC#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3265HDHC#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3265HDHC#TRPBF reliable?
The price and inventory of LTC3265HDHC#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3265HDHC#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC3265HDHC#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3265HDHC#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3265HDHC#TRPBF?
LTC3265HDHC#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3265HDHC#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3265HDHC#TRPBF?
For technical support, including LTC3265HDHC#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3265HDHC#TRPBF requirements.
6.How does Aetrix verify that LTC3265HDHC#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC3265HDHC#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3265HDHC#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC3265HDHC#TRPBF?
All LTC3265HDHC#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3265HDHC#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3265HDHC#TRPBF part is unused and in its original packaging.
Return procedure for LTC3265HDHC#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3265HDHC#TRPBF Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
