My Inquiry
My Account
Analog Devices Inc. LTC3265HFE#PBF
- Part No.:
- LTC3265HFE#PBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- 20-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Datasheet:
-
LTC3265HFE#PBF.pdf
- Description:
- IC REG CHARG PUMP INV DL 20TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,225
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3265HFE#PBF from Analog Devices (formerly Linear Technology) is a low-noise dual-polarity power supply IC integrating a boost charge pump, inverting charge pump, and two post-regulating LDOs - delivering ±15V outputs from a single 12V input with <100µVRMS output noise. It supports independent 4.5–16V (VIN_P) and 4.5–32V (VIN_N) inputs, delivers up to 50mA per LDO, and operates in Burst Mode (135µA quiescent) or programmable 50–500kHz constant-frequency mode. Used in precision instrumentation biasing and bipolar analog front-ends.
For engineers reviewing the LTC3265HFE#PBF datasheet, LTC3265HFE#PBF pinout, LTC3265HFE#PBF application, or LTC3265HFE#PBF equivalent, key selection criteria include bipolar LDO output adjustability, charge pump mode control (Burst vs. constant frequency), thermal performance in TSSOP-20 at 150°C junction, and compatibility with ceramic capacitors for stability without external compensation.
Technical Context
The LTC3265HFE#PBF implements two independent switched-capacitor charge pumps - one boosting VIN_P to ~2×VIN_P (constant freq.) or 0.94×2×VIN_P (Burst), the other inverting VIN_N to –VIN_N or –0.94×VIN_N - each feeding a dedicated low-noise linear regulator. The LDO+ and LDO– regulators feature 1.2V reference pins (ADJ+/ADJ–), dropout voltages of 400–800mV (LDO+) and 200–500mV (LDO–), and load/line regulation better than 0.04mV/V and 0.03mV/mA.
Its MODE pin selects between Burst Mode (hysteretic regulation, ultra-low IQ) and constant-frequency operation (fixed or RT-programmable 50–500kHz); EN+ and EN– independently enable boost/LDO+ and inverting/LDO– chains; RT sets oscillator frequency; BYP+/BYP– accept 100nF bypass caps to reduce reference noise; and GND-exposed pad ensures thermal integrity in high-power operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN_P Range | 4.5V to 16V - powers boost pump and LDO+; enables single-supply generation of +15V from 12V rail. |
| VIN_N Range | 4.5V to 32V - powers inverting pump and LDO–; supports asymmetric negative rails up to –32V. |
| LDO Output Current | ±50mA max - sufficient for op-amp biasing, ADC/DAC reference supplies, and sensor excitation circuits. |
| Quiescent Current (Burst) | 135µA with both LDOs active - enables battery-powered instrumentation with multi-week standby life. |
| Oscillator Frequency | 50kHz to 500kHz (RT-programmable) - trade-off between ripple (lower f = higher ROL) and EMI filtering ease. |
| LDO Output Noise | 100µVRMS (CBYP± = 100nF) - meets low-noise requirements for 16-bit+ data converters and precision amplifiers. |
| Operating Junction Temp | –40°C to +150°C - qualified for under-hood automotive sensors, industrial PLC modules, and high-temp test equipment. |
Pinout & Package
Package: 20-lead plastic TSSOP (FE package), 4.4mm × 6.5mm × 1.1mm, exposed thermal pad (Pin 21) tied to GND. Thermal resistance θJA = 38°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (NC) | No Connect | Unbonded die pad; must be left floating or grounded - no electrical function. |
| 2 (CBST–) | Boost Pump Flying Cap (–) | Connects to negative terminal of flying capacitor; critical for charge transfer timing and efficiency. |
| 3 (CBST+) | Boost Pump Flying Cap (+) | Connects to positive terminal of flying capacitor; forms charge-transfer path with CBST–. |
| 4 (VIN_P) | Boost Pump Input Supply | Main input for boost stage; requires local 10µF ceramic bypass to minimize AC impedance. |
| 5 (EN–) | Inverting Pump & LDO– Enable | Logic-high enables inverting charge pump and negative LDO; internal 0.7µA pull-down prevents floating. |
| 6 (BYP–) | LDO– Reference Bypass | Accepts 100nF cap to ground to reduce reference noise and improve LDO– output voltage noise. |
| 7 (ADJ–) | LDO– Feedback Input | Servos to –1.200V; sets LDO– output via resistor divider (e.g., VLDO– = –1.2V × (R1/R2 + 1)). |
| 8 (LDO–) | Negative LDO Output | Delivers regulated negative voltage; requires ≥2µF low-ESR ceramic cap to ground for stability. |
| 9 (VOUT–) | Inverting Pump Output | Drives LDO– input; regulated to –VIN_N (constant freq.) or –0.94×VIN_N (Burst Mode). |
| 10 (CINV–) | Inverting Pump Flying Cap (+) | Positive terminal connection for inverting pump flying capacitor; pairs with CINV+. |
| 12 (RT) | Oscillator Frequency Set | 1.2V-regulated input; resistor to GND programs fOSC from 50kHz to 500kHz (GND = 500kHz default). |
| 13 (EN+) | Boost Pump & LDO+ Enable | Logic-high enables boost pump and positive LDO; internal 0.7µA pull-down ensures defined state. |
| 14 (MODE) | Charge Pump Operating Mode | High = Burst Mode (low IQ, hysteretic); Low = constant frequency (low ripple, fixed or RT-set). |
| 15 (BYP+) | LDO+ Reference Bypass | Accepts 100nF cap to ground to suppress reference noise and achieve 100µVRMS LDO+ noise. |
| 16 (ADJ+) | LDO+ Feedback Input | Servos to +1.200V; sets LDO+ output via resistor divider (e.g., VLDO+ = 1.2V × (R1/R2 + 1)). |
| 17 (LDO+) | Positive LDO Output | Delivers regulated positive voltage; requires ≥2µF low-ESR ceramic cap to ground for stability. |
| 18 (VOUT+) | Boost Pump Output | Drives LDO+ input; regulated to 2×VIN_P (constant freq.) or 0.94×2×VIN_P (Burst Mode). |
| 19 (CINV+) | Inverting Pump Flying Cap (–) | Negative terminal connection for inverting pump flying capacitor; pairs with CINV–. |
| 20 (VIN_N) | Inverting Pump Input Supply | Input for inverting stage; can be tied to VIN_P (asymmetric) or VOUT+ (symmetric ± outputs). |
| 21 (GND) | Ground / Exposed Thermal Pad | Primary ground return and thermal path; must be soldered to PCB ground plane for θJA = 38°C/W rating. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent charge pump control | Separate EN+ and EN– pins allow staged startup and fault isolation between positive and negative rails. |
| Burst Mode + constant frequency selection | MODE pin toggles between 135µA IQ (Burst) and low-ripple 50–500kHz operation - adaptable to dynamic load profiles. |
| Programmable oscillator frequency | RT-to-GND resistor sets fOSC from 50kHz to 500kHz - enables EMI optimization and ripple/noise trade-offs. |
| Low-noise LDO references with bypass | BYP+ and BYP– accept 100nF caps to reduce reference noise, enabling 100µVRMS output noise performance. |
| Thermal and short-circuit protection | Auto-throttles during overtemperature (>175°C) and limits VOUT+/VOUT– short-circuit current to 220mA/160mA. |
| Stable with ceramic capacitors only | No electrolytic or tantalum required - simplifies BOM, improves reliability, and eliminates aging-related drift. |
Applications
| Instrumentation Amplifier Bias Supply | Precision ADC Reference Generator |
|---|---|
Use Scenario: Powering dual-supply instrumentation amplifiers (e.g., LT1167, AD8421) in portable data loggers requiring stable ±15V rails with minimal thermal drift. IC Role / Device Role / Timing Role: LTC3265HFE#PBF generates matched low-noise ±15V from a single 12V battery, with LDO+ and LDO– independently regulated and synchronized via shared MODE control. Use Value: 100µVRMS noise and <0.04mV/V line regulation preserve amplifier CMRR and offset stability across battery discharge cycles. |
Use Scenario: Providing clean ±5V reference supplies for 18-bit SAR ADCs (e.g., LTC2378-18) in automated test equipment where PSRR and noise directly limit ENOB. IC Role / Device Role / Timing Role: LTC3265HFE#PBF's LDO+ and LDO– deliver tightly regulated, low-noise rails; BYP+ and BYP– bypass caps suppress reference noise coupling into ADC analog inputs. Use Value: Achieves <100µVRMS output noise and >70dB LDO rejection of VOUT± ripple - enabling full 18-bit resolution without external filtering. |
| Industrial Sensor Excitation | Automotive Cabin Pressure Sensor Module |
Use Scenario: Biasing bridge-based pressure sensors (e.g., MPX5700 series) in factory automation systems requiring ±10V excitation with <1ppm/°C drift. IC Role / Device Role / Timing Role: LTC3265HFE#PBF supplies symmetric ±10V using VIN_N tied to VOUT+, with ADJ+/ADJ– resistive dividers setting precise output voltages. Use Value: 1.200V ±0.024V ADJ+/- reference tolerance and <0.03mV/mA load regulation ensure excitation accuracy remains within ±0.05% over 50mA load range. |
Use Scenario: Generating ±7V supplies for MEMS cabin pressure sensors in automotive HVAC control units operating at 125°C ambient. IC Role / Device Role / Timing Role: LTC3265HFE#PBF operates across –40°C to +150°C junction range; its TSSOP-20 package with exposed GND pad maintains θJA = 38°C/W in confined enclosures. Use Value: Guaranteed operation at 150°C junction temperature and integrated thermal shutdown prevent field failures in under-dash environments with limited airflow. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-polarity regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LT3265EFE#PBF | Same architecture and pinout; rated for –40°C to +125°C junction (vs. +150°C for H-grade). | Suitable for commercial/industrial ambient (≤85°C), not extended-temperature automotive or downhole use. | Select when cost sensitivity outweighs need for 150°C operation; identical layout and firmware. |
| MAX17222ATB+ | Single-output boost + inverter IC; no integrated LDOs - requires external regulators for low-noise outputs. | Higher system-level noise and component count; lacks LDO post-regulation, soft-start, and thermal protection. | Choose only if board space permits discrete LDOs and noise budget allows >500µVRMS output. |
Compared with LT3265EFE#PBF, LTC3265HFE#PBF offers extended temperature qualification critical for under-hood or industrial edge nodes, while MAX17222ATB+ lacks integrated LDOs and requires additional components to match noise and regulation performance - making LTC3265HFE#PBF the optimal choice for compact, high-reliability bipolar supply designs.
Availability
LTC3265HFE#PBF is available at Aetrix Electronics and suitable for precision instrumentation, automotive cabin electronics, and industrial sensor modules requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LTC3265HFE#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains full technical and manufacturing continuity for all Linear power products, including robust process control and long-term product assurance.
The LTC3265HFE#PBF belongs to Linear's high-voltage, low-noise power management portfolio, designed specifically for precision analog systems needing clean, matched bipolar rails from single-input sources - especially where thermal resilience and EMI control are critical.
FAQ
What is the maximum allowable junction temperature for LTC3265HFE#PBF?
The LTC3265HFE#PBF is specified for continuous operation up to +150°C junction temperature, with thermal shutdown activating above ~175°C. Its TSSOP-20 package features an exposed GND pad (Pin 21) that must be soldered to the PCB ground plane to maintain θJA = 38°C/W and ensure reliable operation at rated temperature. Derating is recommended above 125°C for extended lifetime.
How does the MODE pin affect LTC3265HFE#PBF's output noise and efficiency?
When MODE = high, LTC3265HFE#PBF enters Burst Mode: charge pumps regulate VOUT± hysteretically and sleep between bursts, achieving 135µA quiescent current but increasing output ripple. When MODE = low, it operates at constant frequency (50–500kHz), delivering lower ripple and higher efficiency at medium-to-heavy loads - ideal for noise-sensitive ADC/DAC applications.
Can LTC3265HFE#PBF generate symmetric ±15V outputs from a 12V input?
Yes. Tie VIN_N to VOUT+ (not VIN_P), configure ADJ+ and ADJ– with matched resistor dividers, and set MODE = low for constant-frequency operation. This yields VOUT+ ≈ 2×12V = 24V, VOUT– ≈ –24V, and LDO+ / LDO– outputs precisely trimmed to ±15V - verified in the datasheet's Typical Application (TA01b) with 12V input and ±15V outputs.
What capacitor values are required for stable operation of LTC3265HFE#PBF?
LTC3265HFE#PBF requires: 10µF ceramic input caps on VIN_P and VIN_N; 1µF ceramic flying caps on CBST± and CINV±; ≥2µF low-ESR ceramic output caps on LDO+ and LDO–; and optional 100nF bypass caps on BYP+ and BYP–. All capacitors must be X7R/X5R ceramics rated for ≥16V (positive side) or ≥35V (negative side) to ensure stability across temperature and voltage.
Does LTC3265HFE#PBF support independent enable control of its positive and negative rails?
Yes. LTC3265HFE#PBF provides separate EN+ and EN– logic inputs: EN+ controls the boost pump and LDO+, while EN– controls the inverting pump and LDO–. This allows independent sequencing - e.g., powering up LDO+ first to bias control circuitry before enabling the negative rail - and fault containment if one rail fails.
LTC3265HFE#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Function:
- Ratiometric
- Output Configuration:
- Positive and Negative (Dual Rail)
- Topology:
- Charge Pump
- Output Type:
- Fixed
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 32V
- Voltage - Output (Min/Fixed):
- -Vin, 2Vin
- Voltage - Output (Max):
- -
- Current - Output:
- 100mA
- Frequency - Switching:
- 50kHz ~ 500kHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-TSSOP-EP
LTC3265HFE#PBF FAQ
1.How can I place an order for LTC3265HFE#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3265HFE#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3265HFE#PBF reliable?
The price and inventory of LTC3265HFE#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3265HFE#PBF is usually 5 days.
3.What payment methods are accepted for LTC3265HFE#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3265HFE#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3265HFE#PBF?
LTC3265HFE#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3265HFE#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3265HFE#PBF?
For technical support, including LTC3265HFE#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3265HFE#PBF requirements.
6.How does Aetrix verify that LTC3265HFE#PBF is sourced from the original manufacturer or authorized distributors?
All LTC3265HFE#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3265HFE#PBF meets industry standards.
7.What is the process for return or replacement of LTC3265HFE#PBF?
All LTC3265HFE#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3265HFE#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3265HFE#PBF part is unused and in its original packaging.
Return procedure for LTC3265HFE#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3265HFE#PBF Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
