My Inquiry
My Account
Analog Devices Inc. LTC3265HFE#TRPBF
- Part No.:
- LTC3265HFE#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- 20-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Datasheet:
-
LTC3265HFE#TRPBF.pdf
- Description:
- IC REG CHARG PUMP INV DL 20TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,949
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3265HFE#TRPBF from Analog Devices (formerly Linear Technology) is a low-noise dual-polarity power supply IC integrating a boost charge pump, inverting charge pump, and two post-regulating LDOs - delivering ±15V outputs from a single 12V input. It supports up to 50mA per rail, operates with ceramic capacitors only, and features programmable 50kHz–500kHz switching frequency and 135µA quiescent current in Burst Mode® with both LDOs active.
For engineers reviewing the LTC3265HFE#TRPBF datasheet, LTC3265HFE#TRPBF pinout, LTC3265HFE#TRPBF application, or LTC3265HFE#TRPBF equivalent, key selection criteria include bipolar output noise performance (<100µVRMS), thermal robustness (–40°C to 150°C junction), dual independent enable control (EN+/EN–), and compatibility with asymmetric/symmetric voltage generation via VIN_N routing.
Technical Context
The LTC3265HFE#TRPBF implements two independent charge pump topologies: a boost stage (VOUT+ = 2•VIN_P or 0.94•2•VIN_P) and an inverting stage (VOUT– = –VIN_N or –0.94•VIN_N), each selectable between constant-frequency (50–500kHz) and Burst Mode® operation via the MODE pin. Both pumps feed dedicated low-noise LDOs with 1.2V internal references and adjustable outputs via external resistor dividers.
Its architecture enables precise bipolar bias generation without transformers or inductors: VOUT+ powers LDO+, VOUT– powers LDO–, and VIN_N can be tied to either VIN_P (asymmetric) or VOUT+ (symmetric) to set final polarity relationships. Short-circuit protection limits VOUT+ to 220mA and VOUT– to 160mA; thermal shutdown activates at ~175°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN_P Range | 4.5V to 16V - defines minimum system input for positive rail generation |
| VIN_N Range | 4.5V to 32V - enables flexible negative rail sourcing, including from VOUT+ |
| LDO Output Current | ±50mA - sufficient for precision op-amp biasing, ADC/DAC reference supplies, and sensor excitation |
| Quiescent Current (Burst) | 135µA with both LDOs on - critical for battery-powered instrumentation and always-on monitoring |
| Oscillator Frequency | 50kHz to 500kHz (RT-programmable) - balances EMI, efficiency, and output impedance (ROL) |
| Output Noise | 100µVRMS (with 100nF BYP+/- caps) - meets low-noise analog signal chain requirements |
| Operating Temp Range | –40°C to 150°C - qualified for under-hood automotive, industrial control, and high-reliability embedded systems |
Pinout & Package
Package: 20-lead plastic TSSOP (FE package), thermally enhanced with exposed GND pad (Pin 21), θJA = 38°C/W. Pin count and layout match LTC3265EFE/IFE/HFE/MPFE variants.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CBST– (Pin 2) | Boost flying capacitor negative terminal | Completes charge transfer path during boost phase; requires low-ESR ceramic capacitor |
| CBST+ (Pin 3) | Boost flying capacitor positive terminal | Delivers boosted voltage to VOUT+; connects to flying cap opposite CBST– |
| VIN_P (Pin 4) | Positive input supply for boost pump | Primary system input; must be bypassed with ≥10µF ceramic capacitor |
| EN– (Pin 5) | Enable for inverting pump and LDO– | Logic-high enables negative rail generation; must not be left floating |
| BYP– (Pin 6) | LDO– reference bypass | Connects 100nF capacitor to GND to reduce LDO– output noise by filtering internal –1.2V reference |
| ADJ– (Pin 7) | LDO– feedback input | Servos to –1.2V; sets LDO– output via external resistor divider (VLDO– = –1.2V × (R1/R2 + 1)) |
| LDO– (Pin 8) | Negative regulated output | Delivers stable, low-noise negative voltage; requires ≥2µF low-ESR ceramic capacitor to GND |
| VOUT– (Pin 9) | Inverting charge pump output | Provides unregulated –VIN_N (constant freq.) or –0.94•VIN_N (Burst Mode); feeds LDO– |
| CINV– (Pin 10) | Inverting flying capacitor positive terminal | Completes inversion path; connects to flying cap opposite CINV+ |
| CINV+ (Pin 12) | Inverting flying capacitor negative terminal | Ground-referenced node during inversion phase; ties to flying cap opposite CINV– |
| VIN_N (Pin 13) | Negative pump input source | Selects output polarity: tie to VIN_P for –VIN_P, or to VOUT+ for –VOUT+ (i.e., –2•VIN_P) |
| RT (Pin 14) | Oscillator frequency programming | 1.2V-regulated input; resistor to GND sets frequency (50–500kHz); GND = 500kHz default |
| EN+ (Pin 15) | Enable for boost pump and LDO+ | Logic-high enables positive rail generation; independent of EN– for rail sequencing control |
| MODE (Pin 16) | Charge pump operating mode select | High = Burst Mode® (low IQ, higher ripple); Low = constant frequency (lower ripple, higher IQ) |
| BYP+ (Pin 17) | LDO+ reference bypass | Connects 100nF capacitor to GND to reduce LDO+ output noise by filtering internal +1.2V reference |
| ADJ+ (Pin 18) | LDO+ feedback input | Servos to +1.2V; sets LDO+ output via external resistor divider (VLDO+ = 1.2V × (R1/R2 + 1)) |
| LDO+ (Pin 19) | Positive regulated output | Delivers stable, low-noise positive voltage; requires ≥2µF low-ESR ceramic capacitor to GND |
| VOUT+ (Pin 20) | Boost charge pump output | Provides unregulated 2•VIN_P (constant freq.) or 0.94•2•VIN_P (Burst Mode); feeds LDO+ |
| GND (Pin 21, Exposed Pad) | Power and signal ground | Thermal and electrical reference; exposed pad must be soldered to PCB ground plane for rated θJA and functionality |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent enable pins (EN+/EN–) | Enables precise sequencing of positive/negative rails - e.g., power LDO+ before enabling LDO– to avoid reverse biasing |
| Programmable oscillator (50–500kHz) | Allows EMI optimization and trade-off between output impedance (ROL) and light-load efficiency |
| 135µA quiescent current (Burst Mode®) | Extends battery life in portable instrumentation while maintaining regulation on both rails |
| Stable with ceramic capacitors only | Eliminates need for electrolytic or tantalum capacitors - improves reliability and reduces board area |
| ±100µVRMS output noise (with BYP caps) | Meets stringent noise requirements for high-resolution SAR ADCs, precision DACs, and low-noise amplifiers |
| Short-circuit and thermal protection | Self-protects against overloads: VOUT+ limited to 220mA, VOUT– to 160mA; thermal shutdown at ~175°C |
Applications
| Industrial Sensor Signal Conditioning | Precision Data Acquisition Systems |
|---|---|
Use Scenario: Powering dual-supply instrumentation amplifiers and bridge sensors in factory-floor pressure/temperature transmitters. IC Role / Device Role / Timing Role: Generates matched ±15V low-noise rails from a 12V DC bus; LDO+ and LDO– independently sequenced via EN+ and EN–. Use Value: Eliminates transformer-based isolated supplies; 100µVRMS noise ensures <16-bit effective resolution in 24-bit sigma-delta ADC front-ends. | Use Scenario: Biasing high-speed, low-distortion op-amps and reference buffers in automated test equipment (ATE) digitizers. IC Role / Device Role / Timing Role: Provides clean ±12V rails with fast load transient response (<10µs recovery) and minimal cross-talk between rails. Use Value: Reduces spurious-free dynamic range (SFDR) degradation caused by supply ripple; enables >90dB SFDR at 1MHz input. |
| Portable Medical Instrumentation | Automotive Infotainment Audio Bias |
Use Scenario: Supplying ultra-low-noise analog front-ends in handheld ECG and EEG monitors powered by Li-ion batteries. IC Role / Device Role / Timing Role: Operates in Burst Mode® at light loads to extend battery runtime; switches to constant-frequency mode during signal acquisition bursts. Use Value: Achieves >100-hour battery life in standby while maintaining <1µV RMS noise floor during measurement windows. | Use Scenario: Generating ±5V bias for Class-D amplifier input stages and audio codec line drivers in vehicle head units. IC Role / Device Role / Timing Role: Uses VIN_N tied to VOUT+ to produce symmetric ±5V rails; MODE pin held low for lowest ripple in audio band. Use Value: Prevents audible switching artifacts; 38°C/W θJA enables operation in thermally constrained dash environments up to 105°C ambient. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-polarity regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC3261IMSE#TRPBF | Single-output (positive-only) charge pump + LDO; no inverting stage or negative LDO | Only suitable when only positive bias is needed; cannot replace LTC3265HFE#TRPBF in bipolar applications | Select only if system requires only +VOUT and space/thermal budget prohibits full dual-rail solution |
| MAX1759EEE+T | Single inverting charge pump + LDO; no boost stage or positive LDO; max 30mA output | Lacks positive rail generation capability; lower current rating limits use in high-drive analog circuits | Consider only for cost-sensitive, low-current negative bias needs where positive rail is sourced separately |
Compared with LTC3265HFE#TRPBF, LTC3265HFE#TRPBF delivers integrated bipolar regulation with programmable frequency and Burst Mode®, whereas LTC3261IMSE#TRPBF provides only positive output and MAX1759EEE+T offers only negative output - neither supports simultaneous, matched ± rail generation with independent enable control and 50mA per rail.
Availability
LTC3265HFE#TRPBF is available at Aetrix Electronics and suitable for industrial sensor conditioning, precision data acquisition, portable medical instrumentation, and automotive infotainment audio bias requiring stable component supply across extended temperature ranges.
Supply support for LTC3265HFE#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, formed through the acquisition of Linear Technology in 2017.
The LTC3265HFE#TRPBF belongs to ADI's precision power management product line, designed specifically for low-noise, bipolar bias generation in instrumentation, medical, and test equipment where inductorless solutions and wide input voltage flexibility are required.
FAQ
What is the maximum allowable junction temperature for the LTC3265HFE#TRPBF?
The LTC3265HFE#TRPBF has a maximum junction temperature (TJMAX) of 150°C, as confirmed by its H-grade temperature rating (–40°C to 150°C). Thermal shutdown activates at approximately 175°C to protect the device during overload conditions, but continuous operation above 150°C may degrade long-term reliability. The exposed pad (Pin 21) must be soldered to the PCB ground plane to achieve the specified θJA of 38°C/W and maintain safe thermal performance for LTC3265HFE#TRPBF.
Can the LTC3265HFE#TRPBF generate symmetric ±15V outputs from a 12V input?
Yes, the LTC3265HFE#TRPBF can generate symmetric ±15V outputs from a 12V input. Tie VIN_N to VOUT+ (which produces ~24V in constant-frequency mode), resulting in VOUT– ≈ –24V; then configure the LDO– to regulate to –15V using its ADJ– resistor divider. Simultaneously, set LDO+ to +15V via ADJ+. This configuration is explicitly validated in the LTC3265HFE#TRPBF typical application circuit (Figure 3265 TA01b) and leverages the device's ability to route VIN_N to VOUT+ for symmetric bipolar generation.
How does the MODE pin affect output ripple and efficiency in the LTC3265HFE#TRPBF?
The MODE pin selects between Burst Mode® (high) and constant-frequency operation (low) in the LTC3265HFE#TRPBF. In Burst Mode®, the charge pumps cycle intermittently to maintain regulation, reducing quiescent current to 135µA but increasing output ripple due to hysteretic control. In constant-frequency mode, ripple is minimized (especially with proper BYP+ and BYP– capacitors), but quiescent current rises to ~1–2mA depending on RT setting and load. Designers choose MODE based on the trade-off between light-load efficiency and noise-sensitive performance requirements for LTC3265HFE#TRPBF.
What is the purpose of the RT pin on the LTC3265HFE#TRPBF, and how is it configured?
The RT pin on the LTC3265HFE#TRPBF programs the charge pump switching frequency from 50kHz to 500kHz via an external resistor to GND. The pin regulates to 1.2V internally, so frequency is determined by I = 1.2V / RRT. For example, a 200kΩ resistor yields ~500kHz, while a 1.2MΩ resistor yields ~50kHz. Grounding RT defaults to 500kHz. This adjustment allows optimization of EMI, output impedance (ROL), and light-load efficiency - and is recommended to be fixed at GND for Burst Mode® operation to minimize ROL and improve wake-up response in LTC3265HFE#TRPBF.
Does the LTC3265HFE#TRPBF require external diodes or inductors for operation?
No, the LTC3265HFE#TRPBF requires no external diodes or inductors. It uses switched-capacitor (charge pump) topology for both boost and inverting functions, relying solely on external ceramic flying capacitors (CBST+, CBST–, CINV+, CINV–) and output storage capacitors. This eliminates magnetic components, reduces EMI, and simplifies layout - a core design advantage confirmed in the LTC3265HFE#TRPBF block diagram and typical application schematics. All regulation and protection are fully integrated within the LTC3265HFE#TRPBF IC.
LTC3265HFE#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Ratiometric
- Output Configuration:
- Positive and Negative (Dual Rail)
- Topology:
- Charge Pump
- Output Type:
- Fixed
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 32V
- Voltage - Output (Min/Fixed):
- -Vin, 2Vin
- Voltage - Output (Max):
- -
- Current - Output:
- 100mA
- Frequency - Switching:
- 50kHz ~ 500kHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-TSSOP-EP
LTC3265HFE#TRPBF FAQ
1.How can I place an order for LTC3265HFE#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3265HFE#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3265HFE#TRPBF reliable?
The price and inventory of LTC3265HFE#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3265HFE#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC3265HFE#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3265HFE#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3265HFE#TRPBF?
LTC3265HFE#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3265HFE#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3265HFE#TRPBF?
For technical support, including LTC3265HFE#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3265HFE#TRPBF requirements.
6.How does Aetrix verify that LTC3265HFE#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC3265HFE#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3265HFE#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC3265HFE#TRPBF?
All LTC3265HFE#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3265HFE#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3265HFE#TRPBF part is unused and in its original packaging.
Return procedure for LTC3265HFE#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3265HFE#TRPBF Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
