Analog Devices Inc. LTC3265IDHC#PBF
- Part No.:
- LTC3265IDHC#PBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- 18-WFDFN Exposed Pad
- Datasheet:
-
LTC3265IDHC#PBF.pdf
- Description:
- IC REG CHARGE PUMP INV DL 18DFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,161
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3265IDHC#PBF from Analog Devices (formerly Linear Technology) is a low-noise dual-polarity power supply IC integrating a boost charge pump, inverting charge pump, and two post-regulating LDOs - delivering ±15V outputs from a single 12V input. It supports up to 50mA per LDO, operates with ceramic capacitors only, and features programmable 50kHz–500kHz switching frequency and 135µA quiescent current in Burst Mode® with both LDOs active.
For engineers reviewing the LTC3265IDHC#PBF datasheet, LTC3265IDHC#PBF pinout, LTC3265IDHC#PBF application, or LTC3265IDHC#PBF equivalent, key selection considerations include bipolar output noise performance (100µVRMS), VIN_P (4.5–16V) and VIN_N (4.5–32V) input flexibility, MODE/EN+/EN– control logic, thermal protection, and DFN-18 package compatibility with high-density PCB layouts.
Technical Context
The LTC3265IDHC#PBF implements a two-stage architecture: first, switched-capacitor charge pumps generate intermediate rails (VOUT+ = 2•VIN_P or 0.94•2•VIN_P; VOUT– = –VIN_N or –0.94•VIN_N), then low-noise LDOs regulate those rails to precise ±1.2V-referenced outputs. Its dual-mode operation (Burst Mode® for ultra-low IQ vs constant-frequency for lower ripple) is controlled via the MODE pin and externally programmed oscillator frequency via RT.
Each LDO uses internal 1.2V (LDO+) or –1.2V (LDO–) references with ADJ+ and ADJ– feedback pins enabling adjustable output voltages from ±1.2V to ±32V. The device integrates soft-start, short-circuit current limiting (220mA/160mA), thermal shutdown (>175°C), and requires no external inductors - making it suitable for precision analog biasing where EMI-sensitive operation and compact size are critical.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN_P Range | 4.5V to 16V - powers boost pump; enables generation of up to +32V intermediate rail before LDO regulation |
| VIN_N Range | 4.5V to 32V - powers inverting pump; supports asymmetric negative rails up to –32V pre-LDO |
| LDO Output Current | ±50mA max - sufficient for op-amp biasing, ADC/DAC reference supplies, and sensor excitation circuits |
| Quiescent Current (Burst) | 135µA with both LDOs on - enables battery-powered instrumentation with multi-day standby life |
| Oscillator Frequency | 50kHz to 500kHz (RT-programmable) - trade-off between efficiency, ripple, and EMI filtering component size |
| Output Noise | 100µVRMS (with 100nF BYP+/- caps) - meets low-noise requirements for precision signal chains and audio front-ends |
| Dropped Voltage (LDO+) | 400–800mV at 50mA - ensures stable regulation even with marginal headroom from VOUT+ |
| Package | 18-lead 3mm × 5mm × 0.75mm DFN - thermally enhanced exposed pad; compatible with automated SMT assembly |
Pinout & Package
Package: 18-lead (5mm × 3mm) plastic DFN with exposed GND pad (Pin 19), rated for –40°C to +125°C operating junction temperature. Exposed pad must be soldered to PCB ground plane for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CBST– (Pin 1) | Boost flying capacitor negative terminal | Connects to negative side of external flying cap; critical for charge transfer timing and efficiency |
| CBST+ (Pin 2) | Boost flying capacitor positive terminal | Connects to positive side of flying cap; forms charge-transfer path from VIN_P to VOUT+ |
| VIN_P (Pin 3) | Boost pump input supply | Primary input (4.5–16V); must be bypassed with low-ESR ceramic capacitor near pin |
| EN– (Pin 4) | Inverting pump & LDO– enable input | Logic-high enables inverting pump and negative LDO; must not be left floating |
| BYP– (Pin 5) | LDO– reference bypass | Optional 100nF cap to GND reduces LDO– output noise by filtering internal –1.2V reference |
| ADJ– (Pin 6) | LDO– feedback input | Serves as –1.2V reference node; resistor divider from LDO– to GND sets output voltage |
| LDO– (Pin 7) | Negative LDO regulated output | Delivers up to –50mA; requires ≥2µF low-ESR ceramic cap to GND for stability |
| VOUT– (Pin 8) | Inverting pump output | Intermediate rail (–VIN_N or –0.94•VIN_N); feeds LDO–; not intended as final system supply |
| CINV– (Pin 9) | Inverting flying capacitor positive terminal | Connects to positive side of inverting flying cap; polarity depends on VIN_N connection |
| CINV+ (Pin 10) | Inverting flying capacitor negative terminal | Connects to negative side of inverting flying cap; typically tied to GND or VIN_N |
| VIN_N (Pin 11) | Inverting pump input supply | Input (4.5–32V); selectable tie to VIN_P (asymmetric) or VOUT+ (symmetric ± outputs) |
| RT (Pin 12) | Oscillator frequency programming | 1.2V-regulated node; resistor to GND sets frequency from 50kHz to 500kHz |
| EN+ (Pin 13) | Boost pump & LDO+ enable input | Logic-high enables boost pump and positive LDO; must not be left floating |
| MODE (Pin 14) | Charge pump operating mode select | High = Burst Mode® (low IQ, higher ripple); Low = constant-frequency (lower ripple, higher IQ) |
| BYP+ (Pin 15) | LDO+ reference bypass | Optional 100nF cap to GND reduces LDO+ output noise by filtering internal +1.2V reference |
| ADJ+ (Pin 16) | LDO+ feedback input | Serves as +1.2V reference node; resistor divider from LDO+ to GND sets output voltage |
| LDO+ (Pin 17) | Positive LDO regulated output | Delivers up to +50mA; requires ≥2µF low-ESR ceramic cap to GND for stability |
| VOUT+ (Pin 18) | Boost pump output | Intermediate rail (+2•VIN_P or +0.94•2•VIN_P); feeds LDO+; not intended as final system supply |
| GND (Pin 19, Exposed Pad) | Power and signal ground | Thermal and electrical reference; exposed pad must be soldered to PCB ground plane |
Key Features
| Feature | Design Value |
|---|---|
| Integrated dual charge pumps + dual LDOs | Eliminates need for external inductors and separate regulators - reduces BOM count and board area by >40% vs discrete solutions |
| Burst Mode® operation | 135µA total IQ with both LDOs active - extends battery life in portable test equipment and handheld instruments |
| Programmable 50kHz–500kHz oscillator | Enables EMI optimization: lower frequencies reduce radiated emissions; higher frequencies shrink capacitor sizes |
| 100µVRMS output noise (with BYP caps) | Meets stringent noise specs for 24-bit delta-sigma ADCs, precision DACs, and low-distortion audio amplifiers |
| Short-circuit & thermal protection | Auto-limits VOUT+ to 220mA and VOUT– to 160mA; shuts down above ~175°C - prevents field failures in unattended systems |
| Stable with ceramic capacitors only | Removes dependency on tantalum or aluminum electrolytics - improves reliability and lifetime in industrial environments |
Applications
| Industrial Precision Instrumentation | Portable Test & Measurement Equipment |
|---|---|
|
Use Scenario: High-resolution digital multimeter (DMM) requiring clean ±15V rails for analog front-end op-amps and reference buffers. IC Role / Device Role / Timing Role: Generates low-noise, tightly regulated bipolar supplies directly from a single Li-ion cell (via boost stage) or 12V wall adapter. Use Value: 100µVRMS noise and <0.04mV/V line regulation ensure sub-ppm measurement accuracy without additional filtering stages. |
Use Scenario: Handheld oscilloscope with isolated analog inputs needing isolated ±12V bias for differential probes. IC Role / Device Role / Timing Role: Provides compact, inductorless bipolar supply with Burst Mode® to minimize standby power draw during sleep intervals. Use Value: 135µA quiescent current extends battery runtime to >10 hours between charges while maintaining fast wake-up response. |
| Medical Sensor Signal Conditioning | Low-Noise Audio Front-Ends |
|
Use Scenario: EEG/ECG amplifier module requiring ultra-low-noise ±5V supplies for transimpedance and instrumentation amplifiers. IC Role / Device Role / Timing Role: Delivers regulated ±5V from a 5V system rail using VIN_N tied to VOUT+, enabling symmetric outputs with matched noise performance. Use Value: Matched LDO+ and LDO– noise (100µVRMS each) and rejection of VOUT± ripple prevent common-mode feedthrough into sensitive biopotential signals. |
Use Scenario: Studio-grade microphone preamplifier requiring quiet ±15V rails for JFET-input op-amps and phantom power circuitry. IC Role / Device Role / Timing Role: Supplies low-ripple, low-noise rails with optional BYP+ and BYP– capacitors to suppress reference noise coupling into audio paths. Use Value: 100µVRMS noise floor preserves dynamic range >120dB; ceramic-only design avoids aging-related drift in long-term studio use. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-polarity regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LT3467EDD#PBF | Single-output inverting charge pump + LDO; no boost pump or positive LDO; fixed –5V output | Limited to negative-only bias generation; cannot replace LTC3265IDHC#PBF in bipolar rail applications | Select only when system requires only negative bias and space constraints favor smaller 10-lead DFN |
| MAX17242ATP+T | Dual-channel buck-boost regulator with integrated inductors; higher IQ (250µA); no Burst Mode® | Inductor-based; larger solution size; higher EMI; lacks LDO post-regulation and ultra-low-noise capability | Prefer for higher-current (>100mA) or wide-input (4.5–36V) applications where noise is secondary to power density |
Compared with LT3467EDD#PBF and MAX17242ATP+T, the LTC3265IDHC#PBF uniquely combines inductorless bipolar generation, 100µVRMS noise, 135µA Burst Mode® IQ, and programmable frequency - making it optimal for space-constrained, ultra-low-noise precision analog systems where discrete inductors are undesirable.
Availability
LTC3265IDHC#PBF is available at Aetrix Electronics and suitable for industrial instrumentation, portable test equipment, medical sensor modules, and low-noise audio front-ends requiring stable component supply across extended temperature ranges.
Supply support for LTC3265IDHC#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors for precision, power, and connectivity applications.
The LTC3265IDHC#PBF belongs to Linear's ultra-low-noise power management portfolio, designed specifically for precision analog systems requiring clean, compact, inductorless bipolar supplies - such as data acquisition, medical imaging, and scientific instrumentation.
FAQ
What is the maximum output current capability of the LTC3265IDHC#PBF?
The LTC3265IDHC#PBF delivers up to 50mA from its positive LDO+ output and up to –50mA from its negative LDO– output. These ratings apply under specified thermal conditions with proper PCB layout and heatsinking. The intermediate charge pump outputs (VOUT+ and VOUT–) support higher peak currents but are not intended as final system supplies - they feed the LDOs, which provide the regulated, low-noise outputs used by sensitive analog circuitry.
How does the MODE pin affect the operation of the LTC3265IDHC#PBF?
The MODE pin selects between two distinct operating modes for both charge pumps: logic-high enables Burst Mode®, where the pumps regulate VOUT+ to 0.94•2•VIN_P and VOUT– to –0.94•VIN_N with ultra-low 135µA quiescent current, at the cost of higher output ripple; logic-low enables constant-frequency mode, where VOUT+ = 2•VIN_P and VOUT– = –VIN_N with fixed 50kHz–500kHz switching, yielding lower ripple but higher IQ. The LTC3265IDHC#PBF must not have MODE left floating.
Can the LTC3265IDHC#PBF generate symmetric ±15V outputs from a 12V input?
Yes - the LTC3265IDHC#PBF can generate symmetric ±15V outputs from a 12V input by connecting VIN_N to VOUT+. In this configuration, the inverting pump produces VOUT– ≈ –VOUT+ ≈ –2•VIN_P = –24V, and the LDO– is adjusted to –15V using its ADJ– feedback network. Simultaneously, the LDO+ is set to +15V via ADJ+. This approach ensures matched noise and regulation performance across both rails, ideal for op-amp dual-supply applications.
What capacitor values are required for stable operation of the LTC3265IDHC#PBF?
For stable operation, the LTC3265IDHC#PBF requires: ≥10µF ceramic input capacitors on VIN_P and VIN_N; ≥1µF ceramic flying capacitors on CBST+/CBST– and CINV+/CINV–; ≥10µF ceramic output capacitors on VOUT+ and VOUT–; and ≥2µF low-ESR ceramic capacitors on LDO+ and LDO– outputs. Optional 100nF bypass capacitors on BYP+ and BYP– further reduce output noise to 100µVRMS. All capacitors must be X7R or better dielectric with voltage ratings exceeding applied rails.
Does the LTC3265IDHC#PBF include built-in protection features?
Yes - the LTC3265IDHC#PBF integrates multiple protection mechanisms: short-circuit current limiting (220mA on VOUT+, 160mA on VOUT–), thermal shutdown (activates at ~175°C junction temperature, resumes at ~165°C), undervoltage lockout on VIN_P (3.4V rising, 3.6V falling), and soft-start circuitry on both charge pumps and LDOs to limit inrush current. These features ensure robust operation in industrial and portable environments without external protection components.
LTC3265IDHC#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 18-WFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Function:
- Ratiometric
- Output Configuration:
- Positive and Negative (Dual Rail)
- Topology:
- Charge Pump
- Output Type:
- Fixed
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 32V
- Voltage - Output (Min/Fixed):
- -Vin, 2Vin
- Voltage - Output (Max):
- -
- Current - Output:
- 100mA
- Frequency - Switching:
- 50kHz ~ 500kHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 18-DFN (5x3)
LTC3265IDHC#PBF FAQ
1.How can I place an order for LTC3265IDHC#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3265IDHC#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3265IDHC#PBF reliable?
The price and inventory of LTC3265IDHC#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3265IDHC#PBF is usually 5 days.
3.What payment methods are accepted for LTC3265IDHC#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3265IDHC#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3265IDHC#PBF?
LTC3265IDHC#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3265IDHC#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3265IDHC#PBF?
For technical support, including LTC3265IDHC#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3265IDHC#PBF requirements.
6.How does Aetrix verify that LTC3265IDHC#PBF is sourced from the original manufacturer or authorized distributors?
All LTC3265IDHC#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3265IDHC#PBF meets industry standards.
7.What is the process for return or replacement of LTC3265IDHC#PBF?
All LTC3265IDHC#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3265IDHC#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3265IDHC#PBF part is unused and in its original packaging.
Return procedure for LTC3265IDHC#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3265IDHC#PBF Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

