My Inquiry
My Account
Analog Devices Inc. LTC3265IFE#TRPBF
- Part No.:
- LTC3265IFE#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- 20-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Datasheet:
-
LTC3265IFE#TRPBF.pdf
- Description:
- IC REG CHARG PUMP INV DL 20TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,861
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3265IFE#TRPBF from Analog Devices (formerly Linear Technology) is a low-noise dual-polarity power supply IC integrating a boost charge pump, an inverting charge pump, and two post-regulating LDOs - one positive (LDO+) and one negative (LDO–). It delivers up to 50mA per rail, supports input ranges of 4.5V–16V (VIN_P) and 4.5V–32V (VIN_N), operates in Burst Mode with just 135µA quiescent current, and targets precision analog biasing in instrumentation and data acquisition systems.
For engineers reviewing the LTC3265IFE#TRPBF datasheet, LTC3265IFE#TRPBF pinout, LTC3265IFE#TRPBF application, or LTC3265IFE#TRPBF equivalent, key selection criteria include bipolar output programmability, 100µVRMS LDO noise performance, 50kHz–500kHz oscillator frequency tuning via RT resistor, ±1.2V internal reference accuracy, and thermal protection with short-circuit limiting on both VOUT+ and VOUT– outputs.
Technical Context
The LTC3265IFE#TRPBF implements dual independent charge pump architectures: a boost stage (S1–S4 switches) generating up to 2×VIN_P, and an inverting stage (S5–S8) producing –VIN_N or –0.94×VIN_N depending on MODE state. Each pump feeds a dedicated low-dropout linear regulator with adjustable output via external resistor dividers referenced to precise ±1.200V internal references.
Burst Mode operation uses hysteretic control to regulate VOUT+ at 0.94×2×VIN_P and VOUT– at –0.94×VIN_N while reducing quiescent current to 135µA; constant-frequency mode fixes switching at 500kHz (RT = GND) or 50kHz–500kHz (RT biased), delivering exact 2×VIN_P and –VIN_N outputs with lower ripple but higher IQ.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN_P Range | 4.5V to 16V - defines minimum system input for positive rail generation |
| VIN_N Range | 4.5V to 32V - enables wide-range negative rail sourcing, e.g., from 12V or 24V bus |
| LDO Output Current | ±50mA - sufficient for powering op-amps, ADC/DAC reference buffers, and sensor signal chains |
| Output Noise | 100µVRMS - measured with 100nF BYP+ and BYP– capacitors; critical for high-resolution analog circuits |
| Quiescent Current (Burst) | 135µA with both LDOs enabled - enables battery-powered or ultra-low-power instrumentation |
| Oscillator Frequency | 50kHz to 500kHz (RT-programmable) - trade-off between efficiency, EMI, and output impedance |
| Droop Voltage (LDO+) | 400mV at 50mA - determines minimum headroom needed between VOUT+ and VLDO+ |
| Short-Circuit Limit (VOUT+) | 220mA - protects flying capacitors and PCB traces during fault conditions |
Pinout & Package
Package: 20-lead plastic TSSOP (FE package), 0.65mm pitch, exposed thermal pad (Pin 21 = GND), rated θJA = 38°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VOUT+ | Boost charge pump output | Drives LDO+; regulated to 2×VIN_P (constant freq.) or 0.94×2×VIN_P (Burst) |
| LDO+ | Positive LDO output | Programmable rail (1.2V–32V); requires ≥2µF low-ESR ceramic capacitor to GND |
| ADJ+ | LDO+ feedback node | Servos to +1.200V reference; sets output voltage via R1/R2 divider |
| BYP+ | LDO+ reference bypass | Connect 100nF cap to GND to reduce output noise by filtering internal 1.2V reference |
| MODE | Charge pump operating mode select | High = Burst Mode (low IQ, higher ripple); Low = constant-frequency (lower ripple, higher IQ) |
| EN+ | Enable for boost pump & LDO+ | Logic high enables both stages; internal pull-down ensures safe default-off state |
| RT | Oscillator frequency programming | Resistor to GND sets frequency from 50kHz to 500kHz; GND = 500kHz fixed |
| VIN_N | Inverting pump input | Can be tied to VIN_P (asymmetric output) or VOUT+ (symmetric ± rails) |
| CINV+ | Inverting pump flying cap (−) | Connects to negative terminal of flying capacitor; critical for charge transfer path |
| CINV− | Inverting pump flying cap (+) | Connects to positive terminal of flying capacitor; forms charge-transfer loop with CINV+ |
| EN− | Enable for inverting pump & LDO− | Logic high enables both stages; must not be left floating |
| BYP− | LDO− reference bypass | 100nF cap to GND reduces negative rail noise; same function as BYP+ for LDO+ |
| ADJ− | LDO− feedback node | Servos to −1.200V reference; sets negative output voltage via resistor divider |
| LDO− | Negative LDO output | Programmable rail (−32V to −1.2V); requires ≥2µF low-ESR ceramic capacitor to GND |
| VOUT− | Inverting charge pump output | Drives LDO−; regulated to −VIN_N (constant freq.) or −0.94×VIN_N (Burst) |
| GND | Power and signal ground | Exposed pad (Pin 21) must be soldered to PCB ground plane for thermal and electrical integrity |
| CBST+ | Boost pump flying cap (+) | Connects to positive terminal of flying capacitor; forms charge-transfer loop with CBST− |
| CBST− | Boost pump flying cap (−) | Connects to negative terminal of flying capacitor; critical for charge transfer path |
| NC | No connect | Pins 1 and 11 are unconnected die pads; leave floating or tie to GND per layout best practice |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent charge pumps | Separate boost and inverting stages allow asymmetric or symmetric bipolar rail generation without cross-coupling |
| Adjustable LDO outputs | ±1.200V precision references enable accurate, resistor-programmed outputs from ±1.2V to ±32V |
| Burst Mode + constant-frequency modes | Selectable via MODE pin: 135µA IQ for standby vs. low-ripple 500kHz operation for active signal conditioning |
| Integrated soft-start | Prevents inrush current on VOUT+ and VOUT− during startup; LDO+ ramps regulation point over 75µs |
| Thermal & short-circuit protection | Auto-recovering shutdown at ~175°C junction; VOUT+/VOUT− current limited to 220mA/160mA respectively |
| Ceramic-capacitor compatible | Stable with ≥2µF low-ESR ceramics on LDO outputs - eliminates need for bulky tantalum or electrolytic caps |
Applications
| Instrumentation Amplifier Bias Supply | High-Resolution ADC Reference Generator |
|---|---|
Use Scenario: Powering dual-supply instrumentation amplifiers in portable test equipment requiring clean ±15V rails from a single 12V battery. IC Role / Device Role / Timing Role: LTC3265IFE#TRPBF generates matched low-noise ±15V outputs using VIN_N tied to VOUT+, enabling symmetric rail generation. Use Value: 100µVRMS noise and 0.04mV/V line regulation ensure amplifier CMRR remains >120dB across battery discharge. |
Use Scenario: Providing isolated, low-noise ±5V supplies for SAR ADC reference buffers and driver op-amps in medical imaging front-ends. IC Role / Device Role / Timing Role: LTC3265IFE#TRPBF delivers independently regulated ±5V rails with separate EN+/EN− control for sequencing. Use Value: LDO+ rejection of VOUT+ ripple exceeds 60dB, preventing switching artifacts from corrupting 18-bit conversion accuracy. |
| Low-Power Sensor Signal Conditioning | Industrial Process Controller Auxiliary Supply |
Use Scenario: Generating ±3.3V bias for MEMS accelerometer signal chain in battery-operated IoT nodes. IC Role / Device Role / Timing Role: LTC3265IFE#TRPBF operates in Burst Mode with RT = GND, drawing only 135µA while maintaining regulation. Use Value: Ultra-low IQ extends 2xAA battery life beyond 5 years in sleep-dominated duty cycles. |
Use Scenario: Creating isolated ±12V auxiliary rails for analog I/O modules in PLC backplanes powered from 24V DC bus. IC Role / Device Role / Timing Role: LTC3265IFE#TRPBF accepts VIN_N = 24V and delivers –12V via inverting pump, decoupling analog section from noisy digital supply. Use Value: Short-circuit protection limits fault current to 160mA, preventing damage during field wiring errors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-polarity regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX1759EEE+ | Single-output inverting charge pump only; no boost stage or integrated LDOs | Requires external LDOs and boost converter for bipolar rails; higher BOM count | Choose when only negative rail needed and board space allows discrete LDO integration |
| LT3467EDD#TRPBF | Boost-only DC/DC with integrated Schottky; no inverting pump or negative LDO | Cannot generate negative rail; limited to single positive output up to 36V | Choose for high-efficiency positive-only biasing where negative rail is sourced separately |
Compared with MAX1759EEE+ and LT3467EDD#TRPBF, the LTC3265IFE#TRPBF uniquely integrates both boost and inverting charge pumps with matched ±50mA LDOs in one TSSOP package - eliminating four external ICs and simplifying layout for precision bipolar supply designs.
Availability
LTC3265IFE#TRPBF is available at Aetrix Electronics and suitable for instrumentation, medical sensing, and industrial process control applications requiring stable component supply, long-term lifecycle support, and guaranteed RoHS-compliant manufacturing.
Supply support for LTC3265IFE#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and power management semiconductors.
The LTC3265IFE#TRPBF belongs to Linear's precision power management product line, designed specifically for low-noise, dual-rail bias generation in high-fidelity analog signal chains and measurement systems.
FAQ
What is the maximum allowable input voltage on VIN_N for LTC3265IFE#TRPBF?
The absolute maximum rating for VIN_N is 36V, but the specified operating range is 4.5V to 32V. Exceeding 32V may cause parametric degradation or reliability risk. The LTC3265IFE#TRPBF achieves optimal regulation and efficiency within this 4.5V–32V window, especially when generating –VIN_N or –0.94×VIN_N outputs in constant-frequency or Burst Mode respectively.
Can LTC3265IFE#TRPBF generate symmetric ±15V outputs from a 12V input?
Yes. Tie VIN_N to VOUT+ (which is ~2×VIN_P = 24V in constant-frequency mode), then configure LDO+ and LDO− with identical resistor dividers to set +15V and –15V. The LTC3265IFE#TRPBF's architecture inherently supports this configuration, and typical application circuit TA01a demonstrates exactly this ±15V output from 12V input.
How does the MODE pin affect output ripple and efficiency of LTC3265IFE#TRPBF?
When MODE = HIGH, LTC3265IFE#TRPBF enters Burst Mode: VOUT+ and VOUT– are regulated with hysteretic control, reducing IQ to 135µA but increasing output ripple. When MODE = LOW, it operates at fixed frequency (e.g., 500kHz), delivering lower ripple and higher efficiency under medium-to-heavy loads - at the cost of higher quiescent current.
What capacitor values are required on BYP+ and BYP− pins for optimal noise performance of LTC3265IFE#TRPBF?
A 100nF ceramic capacitor from BYP+ to GND and another 100nF from BYP− to GND are specified to reduce LDO+ and LDO− output noise to 100µVRMS. These capacitors bypass the internal ±1.2V references. Leaving either pin floating increases output noise by up to 3×, directly impacting SNR in sensitive analog stages powered by LTC3265IFE#TRPBF.
Is thermal pad connection mandatory for LTC3265IFE#TRPBF in the 20-lead TSSOP package?
Yes. The exposed thermal pad (Pin 21) is electrically GND and thermally critical. Per datasheet FE package specifications, it must be soldered to a PCB ground plane to achieve θJA = 38°C/W and prevent thermal shutdown under 50mA load. Omitting this connection risks junction temperatures exceeding 150°C even at moderate ambient conditions, degrading LTC3265IFE#TRPBF reliability.
LTC3265IFE#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Ratiometric
- Output Configuration:
- Positive and Negative (Dual Rail)
- Topology:
- Charge Pump
- Output Type:
- Fixed
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 32V
- Voltage - Output (Min/Fixed):
- -Vin, 2Vin
- Voltage - Output (Max):
- -
- Current - Output:
- 100mA
- Frequency - Switching:
- 50kHz ~ 500kHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-TSSOP-EP
LTC3265IFE#TRPBF FAQ
1.How can I place an order for LTC3265IFE#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3265IFE#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3265IFE#TRPBF reliable?
The price and inventory of LTC3265IFE#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3265IFE#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC3265IFE#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3265IFE#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3265IFE#TRPBF?
LTC3265IFE#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3265IFE#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3265IFE#TRPBF?
For technical support, including LTC3265IFE#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3265IFE#TRPBF requirements.
6.How does Aetrix verify that LTC3265IFE#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC3265IFE#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3265IFE#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC3265IFE#TRPBF?
All LTC3265IFE#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3265IFE#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3265IFE#TRPBF part is unused and in its original packaging.
Return procedure for LTC3265IFE#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3265IFE#TRPBF Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
