My Inquiry
My Account
Analog Devices Inc. LTC3265MPDHC#TRPBF
- Part No.:
- LTC3265MPDHC#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- 18-WFDFN Exposed Pad
- Datasheet:
-
LTC3265MPDHC#TRPBF.pdf
- Description:
- IC REG CHARGE PUMP INV DL 18DFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,564
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3265MPDHC#TRPBF from Analog Devices (formerly Linear Technology) is a low-noise dual-polarity power supply IC integrating a boost charge pump, inverting charge pump, and two post-regulating LDOs - delivering ±15V outputs from a single 12V input with <100 µVRMS output noise. It supports 4.5–16V input for the boost stage and 4.5–32V for the inverting stage, delivers up to 50mA per LDO, and operates across –55°C to +150°C for aerospace and high-reliability instrumentation.
For engineers reviewing the LTC3265MPDHC#TRPBF datasheet, LTC3265MPDHC#TRPBF pinout, LTC3265MPDHC#TRPBF application, or LTC3265MPDHC#TRPBF equivalent, key selection criteria include bipolar rail generation under burst-mode quiescent current (135µA), programmable 50–500kHz oscillator frequency via RT pin, LDO± adjustable output voltage using external dividers, and thermal/short-circuit protection with exposed-pad DFN package.
Technical Context
The LTC3265MPDHC#TRPBF implements two independent charge pump topologies: a boost converter regulating VOUT+ to either 2•VIN_P (constant-frequency mode) or 0.94•2•VIN_P (Burst Mode), and an inverting converter regulating VOUT– to either –VIN_N or –0.94•VIN_N. Both charge pumps feed dedicated low-noise LDO regulators with 1.2V internal references and ±1.2V ADJ pins enabling precise output programming.
Operation is controlled via three logic inputs: EN+ enables the boost/LDO+ chain, EN– enables the inverter/LDO– chain, and MODE selects between constant-frequency (50–500kHz) or Burst Mode operation. The RT pin sets oscillator frequency with a resistor to GND, while BYP+/BYP– pins accept 100nF capacitors to reduce LDO output noise by bypassing internal references.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN_P Range | 4.5V to 16V - defines minimum system input for positive rail generation; below 4.5V disables boost pump |
| VIN_N Range | 4.5V to 32V - supports wide-range negative rail sourcing, including direct connection to VOUT+ for symmetric ±2•VIN_P outputs |
| LDO Output Current | ±50mA - maximum continuous load per regulator; short-circuit current limited to 100mA (LDO+) / 100mA (|LDO–|) |
| Quiescent Current (Burst) | 135µA with both LDOs enabled - enables ultra-low-power biasing in battery-backed or always-on instrumentation |
| Oscillator Frequency | 50kHz to 500kHz (RT-programmable) - lower frequencies increase effective output impedance but reduce EMI; 500kHz default when RT = GND |
| LDO Output Noise | 100µVRMS (with 100nF BYP capacitor) - meets low-noise requirements for precision ADCs, op-amps, and sensor front-ends |
| Operating Temp Range | –55°C to +150°C - qualified for extended industrial, avionics, and downhole applications; MP grade denotes military-temperature screening |
Pinout & Package
Package: 18-lead (5mm × 3mm × 0.75mm) plastic DFN with exposed thermal pad (Pin 19 = GND). Requires soldering of exposed pad to PCB ground plane for thermal performance (θJA = 42°C/W) and functional integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CBST– (Pin 1) | Boost flying capacitor negative terminal | Connects to negative side of external flying cap; critical for charge transfer efficiency and ripple control |
| CBST+ (Pin 2) | Boost flying capacitor positive terminal | Connects to positive side of flying cap; forms switched-capacitor doubler with CBST– and VIN_P |
| VIN_P (Pin 3) | Boost pump input supply | Primary input for positive rail generation; must be bypassed with ≥10µF ceramic capacitor |
| EN– (Pin 4) | Negative chain enable input | Logic-high enables inverting pump and LDO–; must not be left floating; internal 0.7µA pull-down |
| BYP– (Pin 5) | LDO– reference bypass | Accepts 100nF capacitor to ground to reduce LDO– output noise; floating if unused |
| ADJ– (Pin 6) | LDO– feedback node | Servos to –1.200V (±24mV); sets LDO– output voltage via external resistor divider |
| LDO– (Pin 7) | Negative LDO regulated output | Delivers up to –50mA; requires ≥2µF low-ESR ceramic capacitor to ground for stability |
| VOUT– (Pin 8) | Inverting pump raw output | Drives LDO– input; regulated to –VIN_N (constant freq) or –0.94•VIN_N (Burst Mode) |
| CINV– (Pin 9) | Inverter flying capacitor positive terminal | Connects to positive side of inverting flying cap; paired with CINV+ for charge inversion |
| CINV+ (Pin 10) | Inverter flying capacitor negative terminal | Connects to negative side of inverting flying cap; tied to GND during inversion phase |
| VIN_N (Pin 11) | Inverter input supply | Can be tied to VIN_P (asymmetric rails) or VOUT+ (symmetric rails); bypassed with ≥10µF ceramic cap |
| RT (Pin 12) | Oscillator frequency programming | 1.2V-regulated node; resistor to GND sets frequency from 50kHz to 500kHz |
| EN+ (Pin 13) | Positive chain enable input | Logic-high enables boost pump and LDO+; internal 0.7µA pull-down; must not float |
| MODE (Pin 14) | Charge pump operating mode select | High = Burst Mode (low IQ, higher ripple); Low = constant frequency (lower ripple, higher IQ) |
| BYP+ (Pin 15) | LDO+ reference bypass | Accepts 100nF capacitor to ground to reduce LDO+ output noise; floating if unused |
| ADJ+ (Pin 16) | LDO+ feedback node | Servos to +1.200V (±24mV); sets LDO+ output voltage via external resistor divider |
| LDO+ (Pin 17) | Positive LDO regulated output | Delivers up to +50mA; requires ≥2µF low-ESR ceramic capacitor to ground for stability |
| VOUT+ (Pin 18) | Boost pump raw output | Drives LDO+ input; regulated to 2•VIN_P (constant freq) or 0.94•2•VIN_P (Burst Mode) |
| GND (Pin 19, Exposed Pad) | Power and signal ground | Exposed thermal pad; must be soldered to PCB ground plane for thermal management and electrical reference |
Key Features
| Feature | Design Value |
|---|---|
| Burst Mode® operation | Reduces total quiescent current to 135µA with both LDOs active - ideal for always-on precision bias supplies |
| Programmable 50–500kHz oscillator | Enables EMI optimization and trade-off between output impedance (ROL) and switching loss via single RT resistor |
| ±100µVRMS LDO output noise | Achieved with 100nF BYP+ and BYP– capacitors - supports 16-bit+ data acquisition systems without additional filtering |
| Integrated soft-start | 75µs LDO+ regulation ramp and charge-pump-controlled LDO– startup prevent inrush into output capacitors |
| Short-circuit & thermal protection | Auto-limits VOUT+ to 220mA and VOUT– to 160mA; thermal shutdown at ~175°C with hysteresis (~165°C resume) |
| Wide temperature range (–55°C to +150°C) | MP-grade qualification ensures reliability in extreme environments including avionics, oil/gas, and space-constrained industrial controls |
Applications
| High-Precision Data Acquisition | Low-Noise Instrumentation Amplifiers |
|---|---|
Use Scenario: Powering 24-bit delta-sigma ADCs (e.g., LTC2508) requiring clean ±15V analog rails with minimal PSRR coupling. IC Role / Device Role / Timing Role: Generates matched, low-noise bipolar supplies directly from a single 12V source; LDO± reject charge pump ripple by >60dB. Use Value: Eliminates need for discrete DC/DC + linear post-regulation stages, reducing BOM count and board area while maintaining <100µVRMS noise floor. |
Use Scenario: Biasing precision op-amps (e.g., LT1028) in strain-gauge or thermocouple signal conditioning circuits. IC Role / Device Role / Timing Role: Provides ultra-stable ±15V rails with <0.03mV/mA load regulation and <0.04mV/V line regulation for offset-sensitive front-ends. Use Value: Enables sub-µV offset drift over temperature and load - critical for microvolt-level measurements in metrology-grade equipment. |
| Portable Test & Measurement Equipment | Aerospace Sensor Signal Conditioning |
Use Scenario: Powering handheld oscilloscopes or portable spectrum analyzers where battery life and low EMI are critical. IC Role / Device Role / Timing Role: Delivers regulated ±12V rails in Burst Mode (135µA IQ) during standby; switches to constant-frequency mode only during active acquisition. Use Value: Extends battery runtime by >3× versus fixed-frequency solutions while maintaining fast wake-up response (<100µs). |
Use Scenario: Supplying radiation-tolerant analog front-ends in satellite telemetry modules operating across –55°C to +125°C ambient. IC Role / Device Role / Timing Role: MP-grade LTC3265MPDHC#TRPBF provides fully specified operation at –55°C and +150°C junction, with integrated thermal protection. Use Value: Avoids derating or overspec'ing external components - simplifies qualification for DO-160 and MIL-STD-810H environmental compliance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-polarity regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC3261IMSE#TRPBF | Single-output (positive-only) charge pump + LDO; no inverting stage; 100mA LDO output; smaller 10-lead MSOP package | Cannot generate negative rail - requires external inverter or split-rail source; suited for unipolar biasing only | Select when only positive bias needed and board space is constrained; lacks bipolar capability of LTC3265MPDHC#TRPBF |
| MAX1759EUB+T | Single inverting charge pump IC (no LDOs); 100mA output; fixed 1MHz switching; no Burst Mode; ±40V input range | Requires external LDOs for low-noise regulation; higher switching frequency increases EMI risk near sensitive analog sections | Choose for high-input-voltage (>32V) negative rail generation where LDO noise performance is secondary to voltage range |
Compared with LTC3265MPDHC#TRPBF, LTC3261IMSE#TRPBF omits negative rail capability entirely, while MAX1759EUB+T delivers raw inverted voltage without integrated regulation - both require additional components to match the LTC3265MPDHC#TRPBF's self-contained, low-noise bipolar supply functionality.
Availability
LTC3265MPDHC#TRPBF is available at Aetrix Electronics and suitable for high-reliability instrumentation, aerospace sensor interfaces, and portable test equipment requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LTC3265MPDHC#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains full product support, datasheets, and application engineering for legacy Linear parts including the LTC series.
The LTC3265 belongs to Linear's precision power management portfolio, designed specifically for low-noise, bipolar bias generation in instrumentation, medical, and test equipment where EMI, thermal stability, and rail matching are critical.
FAQ
What is the maximum allowable input voltage on VIN_N for LTC3265MPDHC#TRPBF?
The absolute maximum rating for VIN_N is 36V, but the recommended operating range is 4.5V to 32V per the datasheet. Exceeding 32V risks violating the guaranteed performance specifications, especially under temperature extremes. The LTC3265MPDHC#TRPBF is rated for continuous operation up to 32V at all temperatures within its –55°C to +150°C junction range.
Can LTC3265MPDHC#TRPBF generate symmetric ±15V outputs from a 12V input?
Yes. By connecting VIN_N to VOUT+, the inverting charge pump produces –VOUT+, yielding –2•VIN_P. With VIN_P = 12V, VOUT+ ≈ 22.6V (0.94•2•12V in Burst Mode), so VOUT– ≈ –22.6V - allowing LDO+ and LDO– to be configured for matched ±15V outputs using identical resistor dividers. The LTC3265MPDHC#TRPBF supports this configuration explicitly in its application circuits.
Does LTC3265MPDHC#TRPBF require external compensation components for LDO stability?
No. The LTC3265MPDHC#TRPBF LDOs are internally compensated and stable with ≥2µF low-ESR ceramic output capacitors. An optional 10pF COPT capacitor may be added between ADJ+ and GND (or ADJ– and GND) to improve transient response, but it is not required for stability. The LTC3265MPDHC#TRPBF datasheet confirms unconditional stability with standard ceramic caps.
How does Burst Mode operation affect output voltage accuracy on LTC3265MPDHC#TRPBF?
In Burst Mode, VOUT+ is regulated to 0.94•2•VIN_P (typ) and VOUT– to –0.94•VIN_N (typ), introducing a fixed 6% gain error relative to ideal doubling/inversion. This error propagates to LDO outputs unless compensated in the feedback divider. The LTC3265MPDHC#TRPBF datasheet specifies these ratios as typical values with ±2% tolerance over temperature and line - sufficient for most precision bias applications where absolute accuracy is secondary to low noise and IQ.
Is the exposed thermal pad on LTC3265MPDHC#TRPBF electrically connected internally?
Yes. The exposed pad (Pin 19) is internally connected to GND and must be soldered to the PCB ground plane. It serves both as the primary thermal path (θJA = 42°C/W) and as a critical signal reference. Leaving it unconnected degrades thermal performance, increases junction temperature, and may cause regulation instability or premature thermal shutdown in the LTC3265MPDHC#TRPBF.
LTC3265MPDHC#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 18-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Ratiometric
- Output Configuration:
- Positive and Negative (Dual Rail)
- Topology:
- Charge Pump
- Output Type:
- Fixed
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 32V
- Voltage - Output (Min/Fixed):
- -Vin, 2Vin
- Voltage - Output (Max):
- -
- Current - Output:
- 100mA
- Frequency - Switching:
- 50kHz ~ 500kHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 18-DFN (5x3)
LTC3265MPDHC#TRPBF FAQ
1.How can I place an order for LTC3265MPDHC#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3265MPDHC#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3265MPDHC#TRPBF reliable?
The price and inventory of LTC3265MPDHC#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3265MPDHC#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC3265MPDHC#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3265MPDHC#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3265MPDHC#TRPBF?
LTC3265MPDHC#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3265MPDHC#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3265MPDHC#TRPBF?
For technical support, including LTC3265MPDHC#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3265MPDHC#TRPBF requirements.
6.How does Aetrix verify that LTC3265MPDHC#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC3265MPDHC#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3265MPDHC#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC3265MPDHC#TRPBF?
All LTC3265MPDHC#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3265MPDHC#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3265MPDHC#TRPBF part is unused and in its original packaging.
Return procedure for LTC3265MPDHC#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3265MPDHC#TRPBF Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
