Analog Devices Inc. LTC3336EV#TRMPBF
- Part No.:
- LTC3336EV#TRMPBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- 12-VFQFN Exposed Pad
- Datasheet:
-
LTC3336EV#TRMPBF.pdf
- Description:
- IC REG BUCK PROG 250MA 12LQFN
- Quantity:
- Payment:

- Shipping:

Inventory:477
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3336EV#TRMPBF from Analog Devices is a 15V/250mA nanopower hysteretic buck DC/DC converter optimized for primary battery systems. It delivers up to 250mA output current from 2.5V–15V input, achieves 65nA quiescent current in regulation at no load (for VOUT < 2.4V), supports 16 pin-strapped output voltages (1.2V–5.0V), and offers four selectable peak input currents (10/30/100/300mA). It is deployed in remote industrial sensors and asset trackers where ultra-low IQ and battery capacity matching are critical.
For engineers reviewing the LTC3336EV#TRMPBF datasheet, LTC3336EV#TRMPBF pinout, LTC3336EV#TRMPBF application, or LTC3336EV#TRMPBF equivalent, key selection criteria include its 65nA no-load IQ, programmable IPEAK for battery derating, PGOOD output for system monitoring, dropout mode operation, and compatibility with LiSOCl₂ and multi-cell AAA primary batteries.
Technical Context
The LTC3336EV#TRMPBF implements a hysteretic control architecture that regulates output voltage via internal feedback from the VOUT sense pin-eliminating external compensation. It operates in burst-mode sleep cycles, ramping inductor current between IPEAK and IVALLEY thresholds before entering ultra-low-power sleep state when VOUT remains within ±0.3% hysteresis window.
Sleep entry is triggered by a dedicated comparator monitoring VOUT against temperature-compensated sleep/wake thresholds; wake-up occurs when VOUT falls below the falling threshold. Internal INTVCC generation is bootstrapped from VOUT for VOUT ≥ 2.4V, reducing VIN IQ by ~VIN/VOUT ratio-enabling sub-100nA system-level standby in long-life sensor nodes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.5V to 15V - supports 1× to 3× LiSOCl₂, 3× to 8× AAA primary batteries without external regulators. |
| VIN Quiescent Current | 65nA (VOUT < 2.4V, no load) - enables >10-year battery life in µA-load IoT endpoints. |
| Max Output Current | 250mA (at 300mA IPEAK setting) - sufficient for RF transceivers and microcontrollers during active transmission. |
| Output Voltage Options | 16 fixed values (1.2V–5.0V) - selected via 4-pin strap (OUT3:OUT0), enabling firmware-free configuration. |
| Peak Input Current | 10/30/100/300mA (via IPK1/IPK0) - matches battery polarization limits to maximize usable capacity. |
| Power Good Output | PGOOD referenced to VOUT - provides reliable system reset and sequencing without external comparators. |
| Package | 12-lead 2mm × 2mm LQFN - exposes thermal pad (GND) for PCB heat sinking in compact sealed enclosures. |
Pinout & Package
The LTC3336EV#TRMPBF is housed in a 12-lead 2mm × 2mm plastic QFN (LQFN) package with exposed GND pad (Pin 13) requiring soldering to PCB for thermal and electrical integrity. θJA = 71°C/W on JEDEC board.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (Pin 1) | Battery input supply | Accepts 2.5V–15V; requires ≥0.1µF ceramic bypass close to pin to suppress battery ESR noise. |
| EN (Pin 2) | Enable logic input | Logic-high (vs INTVCC) enables regulation; logic-low discharges VOUT via 10kΩ internal resistor. |
| IPK1 (Pin 3) | IPEAK select bit MSB | Used with IPK0 to set 10/30/100/300mA peak current; tied to GND/INTVCC per Table 1. |
| IPK0 (Pin 4) | IPEAK select bit LSB | Together with IPK1 defines inductor peak current limit-critical for battery longevity. |
| INTVCC (Pin 5) | Internal logic supply | Generated internally (≥2V or VOUT); powers EN/IPK inputs; max 10µA load; LQFN includes integrated bypass. |
| PGOOD (Pin 6) | Regulation status flag | Open-drain output pulled high to VOUT; asserts low if VOUT drops <90% of programmed value. |
| OUT3–OUT0 (Pins 7–10) | VOUT programming bits | 4-bit code selects one of 16 output voltages (e.g., 0001 = 1.2V); static strap or dynamic reconfiguration supported. |
| VOUT (Pin 11) | Output voltage sense & reference | Feedback node; also serves as logic-high reference for OUT[3:0] and PGOOD pins. |
| SW (Pin 12) | Switch node | Connects to inductor; drives P-channel (high-side) and N-channel (low-side) MOSFETs in hysteretic cycle. |
| GND (Exposed Pad) | Ground & thermal path | Must be soldered to PCB plane; provides primary thermal conduction path (θJC(TOP) not specified for LQFN). |
Key Features
| Feature | Design Value |
|---|---|
| Hysteretic regulation without external compensation | Eliminates loop stability concerns and external RC networks-reducing BOM count and layout sensitivity. |
| Programmable peak input current (IPEAK) | Four discrete settings (10/30/100/300mA) match battery polarization curves to extend usable capacity by up to 25%. |
| Ultra-low 65nA VIN IQ in regulation | Enables >10-year operation on a single CR2477 coin cell powering a 10µA sensor node with periodic wake-ups. |
| Bootstrapped INTVCC for VOUT ≥ 2.4V | Reduces VIN supply current by factor of VIN/VOUT-e.g., 7.2V input → ~3× lower IQ at 3.3V output. |
| Integrated PGOOD with VOUT-referenced threshold | Provides accurate power-good assertion without external resistive dividers or level-shifters. |
| Dropout mode with 100% P-MOSFET duty cycle | Maintains regulation down to VIN ≈ VOUT + RDS(ON) × ILOAD-critical for end-of-life battery operation. |
Applications
| Remote Industrial Sensors | Asset Trackers |
|---|---|
Use Scenario: Battery-powered ultrasonic flow meter operating in unattended field locations for 10+ years. IC Role / Device Role / Timing Role: Primary buck regulator supplying 3.3V to MCU and sensor interface; manages battery discharge profile via IPEAK tuning. Use Value: 65nA IQ and programmable IPEAK enable >12-year runtime on two AA lithium cells, validated per IEC 60086-2. | Use Scenario: GPS-enabled cargo tracker transmitting location every 4 hours using LoRaWAN. IC Role / Device Role / Timing Role: Power management IC delivering 2.5V to GNSS receiver and 3.0V to SX1276 transceiver with independent PGOOD monitoring. Use Value: Four IPEAK options allow optimization for pulse-current peaks during GPS acquisition (100mA) and RF transmit (300mA), minimizing voltage sag. |
| Electronic Door Locks | SmartMesh® Applications |
Use Scenario: Wireless smart lock powered by 4× AAA alkaline batteries, activated via BLE handshake and motor drive. IC Role / Device Role / Timing Role: Main power supply providing 1.8V to BLE SoC and 5.0V to latching solenoid driver; uses PGOOD for safe motor enable sequencing. Use Value: 16 VOUT options permit direct 1.8V/3.3V/5.0V rail generation-eliminating post-regulators and saving PCB area in tight mechanical envelopes. | Use Scenario: Dust- and moisture-resistant wireless sensor node in Analog Devices' SmartMesh IP network. IC Role / Device Role / Timing Role: Nanopower DC/DC converting 3.6V LiSOCl₂ to 2.4V for EM250 radio and 1.2V for ultra-low-power MCU sleep domain. Use Value: Sleep/wake thresholds with ±0.3% hysteresis ensure stable 2.4V rail during 10µA deep-sleep periods-meeting SmartMesh timing jitter requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar nanopower buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62840RRLR | Fixed 1.8V/2.5V/3.3V outputs; 100nA IQ; requires external resistor for IPEAK-like current limiting. | No pin-strapped VOUT flexibility; lacks PGOOD and VOUT-referenced logic interfaces. | Choose when fixed output and lowest possible IQ (<100nA) outweigh configurability needs. |
| MAX17651ATB+ | 350mA output; 1.2µA IQ (not nanopower); synchronous rectification; adjustable VOUT via resistor divider. | Higher IQ unsuitable for >5-year battery life; requires compensation network and external feedback. | Prefer for higher-current, shorter-life applications where efficiency >90% at 100mA matters more than IQ. |
Compared with TPS62840RRLR and MAX17651ATB+, the LTC3336EV#TRMPBF uniquely combines 65nA IQ, 16-pin-strapped VOUT options, four IPEAK settings, and VOUT-referenced PGOOD-making it optimal for long-life, multi-rail, battery-constrained designs where layout simplicity and zero-configuration deployment are required.
Availability
LTC3336EV#TRMPBF is available at Aetrix Electronics and suitable for remote industrial sensors, asset trackers, and electronic door locks requiring stable component supply across extended product lifecycles and wide temperature ranges (–40°C to 125°C).
Supply support for LTC3336EV#TRMPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, industrial automation, and mission-critical communications markets.
The LTC3336 belongs to Analog Devices' nanopower DC/DC product line, engineered specifically for ultra-long-life primary battery applications-including utility meters, structural health monitors, and secure access devices-where IQ, configurability, and reliability under extreme conditions are non-negotiable.
FAQ
What is the minimum input voltage required for LTC3336EV#TRMPBF to regulate a 2.5V output?
The LTC3336EV#TRMPBF requires a minimum input voltage of 2.5V to regulate any output, including 2.5V. Below this, undervoltage lockout (UVLO) activates-rising threshold is 2.2V, falling threshold is 1.75V-preventing unstable operation. At VIN = 2.5V, regulation is maintained only in dropout mode with P-MOSFET fully enhanced, where output equals VIN minus RDS(ON) × ILOAD.
How does LTC3336EV#TRMPBF achieve 65nA quiescent current, and is this value guaranteed over temperature?
The LTC3336EV#TRMPBF achieves 65nA VIN IQ through a combination of process-optimized bandgap reference, sleep-state clock gating, and adaptive biasing. This value is specified at TA = 25°C for VOUT settings < 2.4V and is typical-not guaranteed min/max-but performance remains ≤130nA across –40°C to 125°C junction range per Electrical Characteristics table.
Can LTC3336EV#TRMPBF be used with a 5.0V output setting, and what are the implications for INTVCC sourcing?
Yes, LTC3336EV#TRMPBF supports 5.0V output via OUT[3:0] = 1111. At VOUT ≥ 2.4V, internal circuits bootstrap INTVCC from VOUT-reducing VIN IQ significantly. For 5.0V output, INTVCC = VOUT, eliminating VIN supply current for internal logic and enabling IQ as low as 10nA (typical) at no load, verified in Figure G01.
What is the purpose of the PGOOD pin on LTC3336EV#TRMPBF, and how is its threshold defined?
The PGOOD pin on LTC3336EV#TRMPBF is an open-drain output that signals when VOUT is within regulation. Its falling threshold is 90%–95% of the programmed output voltage (e.g., 2.25V–2.375V for 2.5V setting), rising threshold equals the sleep threshold. It is referenced to VOUT-not GND-so no level-shifting is needed when interfacing with VOUT-powered logic.
Does LTC3336EV#TRMPBF require an external capacitor on the INTVCC pin, and why?
No-LTC3336EV#TRMPBF in the LQFN package (including LTC3336EV#TRMPBF) integrates a bypass capacitor on-die for INTVCC. The WLCSP variants require an external ≥100nF capacitor, but the LQFN's monolithic integration eliminates this BOM item and improves high-frequency noise immunity without layout dependency.
LTC3336EV#TRMPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 12-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Programmable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 15V
- Voltage - Output (Min/Fixed):
- 1.2V
- Voltage - Output (Max):
- 5V
- Current - Output:
- 250mA
- Frequency - Switching:
- -
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 12-LQFN (2x2)
LTC3336EV#TRMPBF FAQ
1.How can I place an order for LTC3336EV#TRMPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3336EV#TRMPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3336EV#TRMPBF reliable?
The price and inventory of LTC3336EV#TRMPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3336EV#TRMPBF is usually 5 days.
3.What payment methods are accepted for LTC3336EV#TRMPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3336EV#TRMPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3336EV#TRMPBF?
LTC3336EV#TRMPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3336EV#TRMPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3336EV#TRMPBF?
For technical support, including LTC3336EV#TRMPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3336EV#TRMPBF requirements.
6.How does Aetrix verify that LTC3336EV#TRMPBF is sourced from the original manufacturer or authorized distributors?
All LTC3336EV#TRMPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3336EV#TRMPBF meets industry standards.
7.What is the process for return or replacement of LTC3336EV#TRMPBF?
All LTC3336EV#TRMPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3336EV#TRMPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3336EV#TRMPBF part is unused and in its original packaging.
Return procedure for LTC3336EV#TRMPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3336EV#TRMPBF Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

