Analog Devices Inc. LTC3370EUH#TRPBF
- Part No.:
- LTC3370EUH#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- 32-WFQFN Exposed Pad
- Datasheet:
-
LTC3370EUH#TRPBF.pdf
- Description:
- IC REG BUCK ADJ 2A QUAD 32QFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,796
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3370EUH#TRPBF from Analog Devices (formerly Linear Technology) is a configurable 4-channel synchronous buck DC/DC power supply IC integrating eight 1A power stages, each accepting independent 2.25V–5.5V inputs. It supports programmable output configurations (1A–4A per channel), 1MHz–3MHz switching frequency, and Burst Mode® or forced continuous operation - used in multirail automotive infotainment and industrial FPGA power systems.
For engineers reviewing the LTC3370EUH#TRPBF datasheet, LTC3370EUH#TRPBF pinout, LTC3370EUH#TRPBF application, or LTC3370EUH#TRPBF equivalent, key selection criteria include per-channel current configurability, precision enable thresholds for autonomous sequencing, PGOODALL status reporting, die temperature monitoring via TEMP pin, and 32-lead 5mm × 5mm QFN package thermal performance.
Technical Context
The LTC3370EUH#TRPBF implements four synchronous buck regulators sharing eight identical 1A power stages, assigned to output channels via C1–C3 pin programming. Each stage has independently supplied VIN pins (VINA–VINH), enabling true input rail isolation across domains.
Switching is phased in 90° increments to reduce input ripple; frequency is set by RT resistor (1–3MHz), internal 2MHz oscillator, or external PLL synchronization. Operating mode (Burst vs. forced continuous) is selected via PLL/MODE pin, and PGOODALL asserts low if any enabled buck falls outside ±2% (Buck1) or ±5% (Bucks2–4) of regulation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.25V to 5.5V per VIN pin (VINA–VINH), enabling mixed-rail system integration |
| Configurable Output Current | 1A to 4A per channel via C1–C3 pin strapping (8 unique combinations) |
| Switching Frequency | 1MHz to 3MHz (RT-programmable) or 2MHz default; supports external PLL sync up to 3MHz |
| Feedback Reference Voltage | 800mV (typ) for Buck1; 800mV (typ) for Bucks2–4, with ±1% tolerance over temp |
| Quiescent Current | 63µA (1 channel active, Burst Mode), 18µA per additional active channel |
| Die Temperature Sensing | TEMP pin outputs 220mV at 25°C with 7mV/°C slope (±10mV accuracy) |
| Overtemperature Protection | Shuts down at 170°C (±5°C), with 10°C hysteresis for safe recovery |
Pinout & Package
The LTC3370EUH#TRPBF is housed in a thermally enhanced 32-lead 5mm × 5mm plastic QFN package with exposed GND pad (Pin 33), requiring PCB soldering for thermal and electrical integrity. θJA = 34°C/W, θJC = 3°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VINA–VINH (Pins 1,4,5,8,17,20,21,24) | Independent input supplies | Eight dedicated VIN pins support isolated input rails per 1A stage; each requires ≥10µF ceramic bypass |
| SWA–SWH (Pins 2,3,6,7,18,19,22,23) | Switch node outputs | Eight high-side switch nodes connect directly to external inductors; layout critical for EMI and efficiency |
| FB1–FB4 (Pins 9,16,25,32) | Output voltage feedback | Resistor-divider inputs setting VOUT = 0.8V × (1 + R1/R2); unused FB pins must be grounded |
| EN1–EN4 (Pins 10,15,26,31) | Channel enable control | Active-high logic; precision thresholds (730–1200mV rising) enable robust power-up sequencing |
| C1–C3 (Pins 11–13) | Configuration select bits | Three-pin binary code selects one of eight power-stage groupings (e.g., 4×2A, 2×4A, 1×3A+1×1A) |
| PGOODALL (Pin 14) | Global power-good indicator | Open-drain output pulled low if any enabled buck is out-of-regulation (98% for Buck1, 95% for Bucks2–4) |
| TEMP (Pin 30) | Digital temperature monitor | Analog voltage output (220mV @ 25°C +7mV/°C) enables external thermal management without sensors |
| RT (Pin 27) | Oscillator frequency set | Resistor-to-GND sets fSW; tie to VCC for fixed 2MHz; supports dynamic frequency scaling |
| PLL/MODE (Pin 28) | Mode & sync control | Pull to GND → Burst Mode; tie to VCC → forced continuous; drive with clock → PLL sync + forced continuous |
Key Features
| Feature | Design Value |
|---|---|
| Eight 1A power stages | Enables flexible multi-output designs (e.g., 4×2A, 2×3A+1×2A) without external MOSFETs or controllers |
| Per-stage independent VIN | Supports heterogeneous input sources (e.g., battery, USB, PoE, LDO rails) with no cross-coupling |
| 90° phase interleaving | Reduces RMS input capacitor current by ~30% and lowers peak input ripple vs. in-phase operation |
| Autonomous sequencing | Precision enable thresholds (±30mV) allow deterministic power-up order without external supervisors |
| Integrated die temperature monitor | Eliminates need for external thermal sensor; enables real-time derating or fan control in compact layouts |
| Zero-current shutdown | Draws <2.5µA total when all bucks disabled - critical for battery-backed systems with long sleep cycles |
Applications
| Automotive Infotainment SoC Power | Industrial FPGA Core & I/O Rails |
|---|---|
Use Scenario: Powering a quad-core ARM SoC with separate 1.1V core, 1.8V GPU, 3.3V interface, and 5V peripheral rails in a head-unit module. IC Role / Device Role / Timing Role: Configured as 2×2A + 2×1A outputs; each rail powered from isolated 3.3V or 5V sources with independent enable sequencing. Use Value: Eliminates four discrete buck ICs and associated passives; reduces BOM count by >35% while maintaining rail isolation and thermal visibility. | Use Scenario: Supplying Xilinx Artix-7 FPGA requiring 1.0V core, 1.2V auxiliary, 1.8V memory, and 3.3V I/O voltages in a factory automation controller. IC Role / Device Role / Timing Role: Set to 4×2A configuration; PGOODALL confirms all rails stable before releasing FPGA reset; TEMP pin feeds PLC thermal safety logic. Use Value: Single-chip solution meets tight sequencing specs (tens of µs), avoids timing mismatches from discrete controllers, and provides real-time die temp for predictive maintenance. |
| Medical Imaging Sensor Array | Distributed Telecom Power Node |
Use Scenario: Biasing 16-channel analog front-end ASIC with low-noise 1.8V, 2.5V, and 3.3V supplies in portable ultrasound probe. IC Role / Device Role / Timing Role: Configured as 1×4A (for 1.8V analog), 1×3A (2.5V), and 1×1A (3.3V); Burst Mode minimizes idle power during scan pauses. Use Value: Phase-interleaved switching cuts input noise below 100µVpp, preserving SNR in sensitive ADC paths without added filtering. | Use Scenario: Providing 1.2V, 1.8V, 2.5V, and 3.3V rails to remote radio unit (RRU) baseband processor and transceiver in 5G small cell. IC Role / Device Role / Timing Role: Used as 4×2A with RT-synchronized switching to 2.5MHz; eliminates beat frequencies with adjacent RF clocks. Use Value: PLL sync ensures deterministic EMI spectrum placement; 150°C max junction rating supports operation in sealed outdoor enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multichannel configurable buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPQ4470-AEC1 | 4-channel fixed 2A/channel; no per-stage VIN independence; AEC-Q100 Grade 1 rated | Lacks C1–C3 configurability and individual VIN pins; limited to automotive single-rail inputs | Choose for cost-sensitive AEC-Q100-compliant designs where input rail homogeneity is guaranteed |
| TPS65218D0 | PMIC with fixed 3 buck + 3 LDO outputs; integrated battery charger; no programmable current staging | Targeted at Sitara AM335x/AM437x processors; lacks thermal monitoring and phase interleaving | Prefer for TI processor reference designs needing battery management and fixed rail counts |
Compared with MPQ4470-AEC1 and TPS65218D0, the LTC3370EUH#TRPBF uniquely delivers per-stage input isolation, eight-stage current reconfiguration, and die temperature telemetry - essential for heterogeneous, thermally constrained, or noise-sensitive multirail systems.
Availability
LTC3370EUH#TRPBF is available at Aetrix Electronics and suitable for automotive infotainment, industrial FPGA power, and distributed telecom power nodes requiring stable component supply, extended temperature operation (–40°C to 125°C), and long-term lifecycle assurance.
Supply support for LTC3370EUH#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its high-performance power management portfolio with rigorous automotive and industrial qualification standards.
The LTC3370EUH#TRPBF belongs to Linear's configurable multichannel buck regulator family, designed specifically for space-constrained systems needing flexible, isolated, and thermally aware power delivery without sacrificing efficiency or sequencing control.
FAQ
What input voltage ranges does the LTC3370EUH#TRPBF support per channel?
The LTC3370EUH#TRPBF supports 2.25V to 5.5V on each of its eight independent VIN pins (VINA–VINH). This allows distinct input sources - such as a 3.3V LDO, 5V USB, or 4.2V battery - to power individual 1A stages without cross-coupling. Absolute maximum rating is 6V per VIN pin, and undervoltage lockout triggers at ~2.05V (rising) to prevent erratic operation.
How is output current configured on the LTC3370EUH#TRPBF?
Output current per channel is configured using the C1, C2, and C3 pins (Pins 11–13), which form a 3-bit binary code selecting one of eight predefined power-stage groupings. For example, C1=C2=C3=LOW configures two 2A outputs, while C1=HIGH/C2=C3=LOW yields one 3A and one 1A output. Configuration is static at power-up and does not require I²C or digital interface.
Does the LTC3370EUH#TRPBF provide power-good status for individual channels?
No - the LTC3370EUH#TRPBF provides only a global PGOODALL signal (Pin 14), an open-drain output that goes LOW if *any* enabled buck regulator falls outside its regulation window (98% of target for Buck1, 95% for Bucks2–4). There is no per-channel PGOOD; designers must rely on PGOODALL combined with enable sequencing to infer individual rail health.
Can the LTC3370EUH#TRPBF synchronize switching to an external clock?
Yes - driving the PLL/MODE pin (Pin 28) with an external clock signal (1MHz–3MHz, tLOW/tHIGH >40ns) synchronizes all eight power stages to that frequency and forces forced continuous conduction mode. The device automatically adjusts slope compensation to match the external clock, ensuring stable operation without manual tuning.
What is the thermal performance specification of the LTC3370EUH#TRPBF?
The LTC3370EUH#TRPBF has a maximum junction temperature of 150°C, with overtemperature shutdown at 170°C (±5°C) and 10°C hysteresis. Its 32-lead 5mm × 5mm QFN package achieves θJA = 34°C/W and θJC = 3°C/W when the exposed pad (Pin 33) is properly soldered to a thermal plane. Die temperature is monitored continuously via the TEMP pin (220mV @ 25°C, +7mV/°C).
LTC3370EUH#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 32-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 4
- Voltage - Input (Min):
- 2.7V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 2A
- Frequency - Switching:
- 2MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-QFN (5x5)
LTC3370EUH#TRPBF FAQ
1.How can I place an order for LTC3370EUH#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3370EUH#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3370EUH#TRPBF reliable?
The price and inventory of LTC3370EUH#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3370EUH#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC3370EUH#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3370EUH#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3370EUH#TRPBF?
LTC3370EUH#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3370EUH#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3370EUH#TRPBF?
For technical support, including LTC3370EUH#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3370EUH#TRPBF requirements.
6.How does Aetrix verify that LTC3370EUH#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC3370EUH#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3370EUH#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC3370EUH#TRPBF?
All LTC3370EUH#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3370EUH#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3370EUH#TRPBF part is unused and in its original packaging.
Return procedure for LTC3370EUH#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3370EUH#TRPBF Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
