Analog Devices Inc. LTC3407AEDD#TRPBF
- Part No.:
- LTC3407AEDD#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- 10-WFDFN Exposed Pad
- Datasheet:
-
LTC3407AEDD#TRPBF.pdf
- Description:
- IC REG BUCK ADJ 600MA DL 10DFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,217
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3407AEDD#TRPBF from Analog Devices (formerly Linear Technology) is a dual-channel synchronous step-down DC/DC converter optimized for low-power portable systems. It delivers up to 600mA per channel from a 2.5V–5.5V input, operates at a fixed 1.5MHz switching frequency, and supports adjustable output voltages from 0.6V to 5V using external resistive dividers. Its integrated 0.35Ω P-channel and 0.30Ω N-channel MOSFETs eliminate external Schottky diodes and enable high efficiency-up to 96%-in compact 3mm × 3mm DFN packages.
For engineers reviewing the LTC3407AEDD#TRPBF datasheet, LTC3407AEDD#TRPBF pinout, LTC3407AEDD#TRPBF application, or LTC3407AEDD#TRPBF equivalent, key selection criteria include its dual-output capability with independent RUN/SS control, selectable Burst Mode® or Pulse Skip Mode via MODE/SYNC, 40μA quiescent current in active mode, 100% duty-cycle dropout operation, and Power-On Reset (POR) with ±8.5% regulation monitoring.
Technical Context
The LTC3407AEDD#TRPBF employs a constant-frequency current-mode control architecture with shared 1.5MHz clocking across both channels, enabling precise in-phase operation and stable transient response. Each regulator features independent feedback (VFB1/VFB2), soft-start (RUN/SS1/RUN/SS2), and internal compensation-no external compensation components required.
Its MODE/SYNC pin serves dual functions: selecting between Burst Mode® (maximizing light-load efficiency at ~40μA IQ) and Pulse Skip Mode (minimizing output ripple), or synchronizing to an external 1.5MHz clock. The POR output provides open-drain reset signaling when either output deviates beyond ±8.5% of target voltage, with a 65,536-cycle delay (~44ms in Pulse Skip Mode).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.5V to 5.5V - supports single-cell Li-ion, Li-polymer, or 3.3V/5V rail inputs without pre-regulation. |
| Switching Frequency | 1.5MHz (typ) - enables use of sub-3mm-height inductors (e.g., 2.2μH) and small ceramic capacitors (e.g., 10μF). |
| Output Current per Channel | 600mA continuous - sufficient for core logic, memory, and I/O rails in handheld devices. |
| Feedback Reference Voltage | 0.600V (±1.2% over –40°C to 85°C) - sets output accuracy and stability across temperature and load. |
| Quiescent Current | 40μA (both channels active, Burst Mode) - extends battery runtime in always-on subsystems. |
| Shutdown Current | <1μA - ensures negligible drain during system sleep or storage. |
| Peak Switch Current Limit | 1.0A (typ) - provides robust short-circuit protection while supporting peak loads beyond 600mA. |
| Efficiency | Up to 96% at 600mA - achieved via synchronous rectification and low RDS(ON) (0.35Ω/0.30Ω). |
Pinout & Package
Package: 10-lead (3mm × 3mm) plastic DFN with exposed power ground pad (Pin 11). Requires soldering of exposed pad to PCB ground plane for thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VFB1 (Pin 1) | Regulator 1 Feedback Input | Monitors output voltage via external resistor divider; regulates to 0.6V reference. |
| RUN/SS1 (Pin 2) | Regulator 1 Enable & Soft-Start | High = enable; low = shutdown; RC network on this pin controls startup slew rate. |
| VIN (Pin 3) | Main Power Input | Supplies both channels; requires local 10μF ceramic decoupling to GND. |
| SW1 (Pin 4) | Regulator 1 Switch Node | Connects to inductor; swings between VIN and GND; layout critical for EMI control. |
| GND (Pin 5) | Analog Ground Reference | Return path for feedback, control logic, and POR; must be star-connected near CIN/COUT. |
| MODE/SYNC (Pin 6) | Mode Selection & Clock Sync | Tie to VIN → Burst Mode; tie to GND → Pulse Skip Mode; apply 1.5MHz square wave → sync. |
| SW2 (Pin 7) | Regulator 2 Switch Node | Independent switch node for second output; identical routing requirements as SW1. |
| POR (Pin 8) | Power-On Reset Output | Open-drain signal pulled low if either VOUT is out of ±8.5% regulation; delays ~44ms after lock. |
| RUN/SS2 (Pin 9) | Regulator 2 Enable & Soft-Start | Functionally identical to RUN/SS1; enables independent sequencing of dual outputs. |
| VFB2 (Pin 10) | Regulator 2 Feedback Input | Independent feedback path; allows different output voltages (e.g., 1.8V + 2.5V) on same IC. |
| Exposed Pad (Pin 11) | Power Ground (PGND) | Mandatory connection to PCB ground plane; handles high AC switch currents and improves thermal dissipation. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent synchronous buck regulators | Enables compact dual-rail power design (e.g., core + I/O) without discrete controllers or diodes. |
| Burst Mode® operation | Reduces quiescent current to 40μA while maintaining regulation-critical for battery-backed standby. |
| 100% duty-cycle dropout | Allows seamless transition to linear pass-through when VIN approaches VOUT, avoiding brownout. |
| Integrated Power-On Reset (POR) | Provides system-level reset assertion only when both outputs are within ±8.5%, improving reliability. |
| Externally synchronizable oscillator | Eliminates beat frequencies in multi-converter systems and simplifies EMI filtering by locking all clocks. |
| Low-noise Pulse Skip Mode option | Delivers <35mVP-P output ripple at light loads-suitable for noise-sensitive analog or RF circuitry. |
Applications
| Mobile Baseband Processors | Digital Camera Core Logic |
|---|---|
Use Scenario: Powering ARM-based application processors and DDR memory interfaces in smartphones. IC Role / Device Role / Timing Role: Dual-output regulator supplying 1.2V core and 2.8V I/O rails with independent soft-start sequencing. Use Value: 1.5MHz operation allows ultra-low-profile inductors (<1mm height), meeting strict Z-height constraints in slim form factors. |
Use Scenario: Supplying image sensor interface, ISP, and flash LED drivers in compact digital cameras. IC Role / Device Role / Timing Role: Provides tightly regulated 1.8V and 2.5V rails with fast transient response to handle burst-mode image capture. Use Value: 96% peak efficiency and 40μA quiescent current extend battery life during preview and playback modes. |
| Wireless Modem RF Front-End | Industrial Handheld Terminals |
Use Scenario: Delivering clean, low-noise power to LTE/Wi-Fi transceivers and PA bias circuits. IC Role / Device Role / Timing Role: Uses Pulse Skip Mode to minimize switching ripple on sensitive RF supply lines. Use Value: <35mVP-P output ripple prevents AM modulation of RF carriers and maintains EVM compliance. |
Use Scenario: Powering microcontroller, display driver, and barcode scanner in ruggedized field terminals. IC Role / Device Role / Timing Role: Dual-channel regulation with POR output used to hold MCU in reset until both supplies stabilize. Use Value: –40°C to +85°C operating range and 125°C junction rating ensure reliable operation in uncontrolled environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62125DSGR | Single-output, 3MHz fixed-frequency, 300mA max; no POR or MODE/SYNC pin; smaller 2mm × 2mm WSON package. | Lacks dual regulation and system-level reset; suitable only where one rail suffices and size is paramount. | Select only if application requires single output, higher frequency, and lower cost-not a functional replacement. |
| RT8059GQW | Dual-output, 2MHz, 600mA/channel, but uses external compensation and lacks integrated POR or Burst Mode. | Requires additional components for stability and reset generation; higher BOM count and layout complexity. | Choose when custom loop tuning is needed or when 2MHz operation is mandatory-accepts trade-offs in integration. |
Compared with TPS62125DSGR and RT8059GQW, the LTC3407AEDD#TRPBF offers unique integration of dual independent regulators, built-in POR, selectable light-load modes, and full 1.5MHz operation in a thermally enhanced DFN-making it optimal for space-constrained, battery-powered systems requiring high reliability and minimal external components.
Availability
LTC3407AEDD#TRPBF is available at Aetrix Electronics and suitable for mobile computing, imaging systems, and wireless infrastructure requiring stable component supply, long-term manufacturability, and guaranteed temperature-grade consistency (–40°C to +85°C).
Supply support for LTC3407AEDD#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and continues its legacy of high-performance power management ICs with rigorous process control and automotive-grade reliability testing.
The LTC3407AEDD#TRPBF belongs to Linear's LTC® family of high-efficiency, high-frequency DC/DC converters designed specifically for portable and battery-operated equipment where size, efficiency, and low-noise operation are critical.
FAQ
What is the maximum output current per channel for the LTC3407AEDD#TRPBF?
The LTC3407AEDD#TRPBF delivers up to 600mA continuously per channel under typical conditions (VIN = 3.6V, TA = 25°C, 1.5MHz switching). Peak switch current limit is 1.0A (typ), allowing brief overload tolerance. Derating is required at elevated ambient temperatures or with poor PCB thermal design-consult thermal data (θJA = 45°C/W) and RDS(ON) vs. temperature curves in the datasheet for safe operation.
Does the LTC3407AEDD#TRPBF support independent voltage setting for each output?
Yes, the LTC3407AEDD#TRPBF supports fully independent output voltages via separate feedback networks: VFB1 sets output 1 (e.g., 1.8V) and VFB2 sets output 2 (e.g., 2.5V), both referenced to the internal 0.600V bandgap. Each output can be adjusted from 0.6V to 5V using standard resistor dividers, with no coupling or interaction between channels.
How does the MODE/SYNC pin affect operation of the LTC3407AEDD#TRPBF?
The MODE/SYNC pin on the LTC3407AEDD#TRPBF selects between two light-load operating modes: tying it to VIN enables Burst Mode® (highest efficiency, ~40μA IQ, higher ripple), while tying it to GND enables Pulse Skip Mode (lowest ripple, <35mVP-P, lower efficiency). It also accepts an external 1.5MHz clock signal to synchronize switching, forcing Pulse Skip Mode during sync.
What is the function of the POR pin on the LTC3407AEDD#TRPBF?
The POR (Power-On Reset) pin on the LTC3407AEDD#TRPBF is an open-drain output that remains low until both regulated outputs are within ±8.5% of their target voltages for 65,536 clock cycles (~44ms in Pulse Skip Mode). It provides system-level reset signaling and is pulled low again if either output falls out of regulation or if either RUN/SS pin is disabled.
Can the LTC3407AEDD#TRPBF operate with input voltage below 2.5V?
No-the LTC3407AEDD#TRPBF has a specified minimum input voltage of 2.5V per Absolute Maximum Ratings and Electrical Characteristics tables. Operation below 2.5V may cause undervoltage lockout (UVLO) activation, which disables switching. The UVLO threshold is approximately 1.65V, but the device is not characterized or guaranteed for functional operation below 2.5V.
LTC3407AEDD#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 5V
- Current - Output:
- 600mA
- Frequency - Switching:
- 1.5MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
LTC3407AEDD#TRPBF FAQ
1.How can I place an order for LTC3407AEDD#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3407AEDD#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3407AEDD#TRPBF reliable?
The price and inventory of LTC3407AEDD#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3407AEDD#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC3407AEDD#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3407AEDD#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3407AEDD#TRPBF?
LTC3407AEDD#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3407AEDD#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3407AEDD#TRPBF?
For technical support, including LTC3407AEDD#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3407AEDD#TRPBF requirements.
6.How does Aetrix verify that LTC3407AEDD#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC3407AEDD#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3407AEDD#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC3407AEDD#TRPBF?
All LTC3407AEDD#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3407AEDD#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3407AEDD#TRPBF part is unused and in its original packaging.
Return procedure for LTC3407AEDD#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3407AEDD#TRPBF Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
