Analog Devices Inc. LTC3407AIDD#TRPBF
- Part No.:
- LTC3407AIDD#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- 10-WFDFN Exposed Pad
- Datasheet:
-
LTC3407AIDD#TRPBF.pdf
- Description:
- IC REG BUCK ADJ 600MA DL 10DFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,218
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3407AIDD#TRPBF from Analog Devices (formerly Linear Technology) is a dual-channel synchronous step-down DC/DC converter optimized for low-power portable systems. It operates from 2.5V to 5.5V input, delivers up to 600mA per channel, switches at a fixed 1.5MHz frequency, and supports adjustable output voltages from 0.6V to 5V - enabling compact designs for battery-powered PDAs, digital cameras, and cellular handsets.
For engineers reviewing the LTC3407AIDD#TRPBF datasheet, LTC3407AIDD#TRPBF pinout, LTC3407AIDD#TRPBF application, or LTC3407AIDD#TRPBF equivalent, key selection criteria include its dual-channel 1.5MHz current-mode architecture, Burst Mode® vs Pulse Skip Mode trade-off capability, 40μA quiescent current in active mode, integrated 0.35Ω P-channel / 0.30Ω N-channel MOSFETs, and support for external synchronization and soft-start.
Technical Context
The LTC3407AIDD#TRPBF implements a constant-frequency current-mode control architecture with shared 1.5MHz oscillator across both channels, enabling precise timing alignment and simplified EMI filtering. Each channel features independent RUN/SS pins for enable/soft-start control and VFB pins referenced to a trimmed 0.6V internal bandgap.
Its MODE/SYNC pin serves triple function: selecting Burst Mode® (for peak efficiency at light loads, IQ = 40μA) or Pulse Skip Mode (for lowest output ripple), and accepting external clock signals for synchronization. The POR pin provides open-drain power-on reset with ±8.5% voltage tolerance and 65,536-cycle (≈44ms) delay in Pulse Skip Mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.5V to 5.5V - supports single-cell Li-ion, Li-polymer, and 3.3V/5V rail inputs without pre-regulation. |
| Switching Frequency | 1.5MHz (typ) - enables use of sub-3mm-height inductors and 10μF ceramic output capacitors. |
| Output Current per Channel | 600mA continuous - sufficient for core logic rails (e.g., 1.8V/2.5V) in handheld devices. |
| Feedback Reference Voltage | 0.6V ±1.2% (–40°C to 125°C) - sets output accuracy and enables precise resistor-divider programming. |
| Quiescent Current | 40μA total (both channels) - extends battery runtime in standby/sleep states. |
| Shutdown Current | <1μA - ensures negligible drain during system off-state. |
| Internal Switch RDS(ON) | 0.35Ω (P-ch top), 0.30Ω (N-ch bottom) - eliminates need for external Schottky diodes and improves full-load efficiency. |
Pinout & Package
Package: 10-lead (3mm × 3mm) plastic DFN with exposed thermal pad (Pin 11 = PGND). Designed for high thermal performance in space-constrained portable PCBs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VFB1 (Pin 1) | Channel 1 feedback input | Connects to resistive divider; regulates VOUT1 to 0.6V reference - determines output voltage via VOUT1 = 0.6V × (1 + R2/R1). |
| RUN/SS1 (Pin 2) | Channel 1 enable & soft-start | High = enable; low = shutdown; RC network on this pin controls startup slew rate and inrush current. |
| VIN (Pin 3) | Main power input | Supplies both channels; requires local 10μF ceramic decoupling to minimize switching noise coupling. |
| SW1 (Pin 4) | Channel 1 switch node | Connects to inductor; swings between VIN and GND - must be routed with minimal loop area to reduce EMI. |
| GND (Pin 5) | Analog ground reference | Return path for feedback, error amp, and control circuitry - separate from PGND but tied at single point. |
| MODE/SYNC (Pin 6) | Mode selection & sync input | Tied to VIN = Burst Mode®; tied to GND = Pulse Skip Mode; driven by external 1.5MHz clock = synchronized operation. |
| SW2 (Pin 7) | Channel 2 switch node | Identical function to SW1 - requires symmetric layout for balanced thermal and EMI performance. |
| POR (Pin 8) | Power-on reset output | Open-drain signal pulled low if either VOUT deviates >±8.5%; releases after 65,536 clock cycles when both are in regulation. |
| RUN/SS2 (Pin 9) | Channel 2 enable & soft-start | Independent control for second regulator - allows staggered startup or selective channel disable. |
| VFB2 (Pin 10) | Channel 2 feedback input | Same function as VFB1 - enables independent output voltage setting for dual-rail applications (e.g., 1.8V + 2.5V). |
| PGND (Pin 11) | Power ground / thermal pad | Exposed pad must be soldered to solid GND plane - primary thermal path and return for high-current switch paths. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent 1.5MHz regulators | Enables compact dual-rail power supplies with matched transient response and no inter-channel crosstalk. |
| Burst Mode® operation | Achieves up to 96% efficiency at 1mA load while maintaining 40μA quiescent current - critical for always-on subsystems. |
| Integrated 0.35Ω/0.30Ω MOSFETs | Eliminates external diodes and reduces BOM count; delivers >90% efficiency at 600mA with 2.2μH inductors. |
| External synchronization capability | Allows multiple LTC3407AIDD#TRPBF units or other converters to operate at same frequency - simplifies EMI filter design. |
| Programmable soft-start per channel | Prevents input voltage droop and output overshoot during power-up - essential for FPGA, DSP, and multi-core SoC sequencing. |
Applications
| PDAs & Palmtop PCs | Digital Cameras |
|---|---|
Use Scenario: Powering ARM-based application processors and image signal processors from single Li-ion cell. IC Role / Device Role / Timing Role: Dual-channel step-down regulator generating 1.2V core and 2.8V I/O rails with independent enable control. Use Value: 1.5MHz switching allows use of 2.2μH, 1mm-height inductors and 10μF ceramic capacitors - reducing board area by >40% vs lower-frequency alternatives. |
Use Scenario: Supplying CCD/CMOS sensor bias, analog front-end, and SD card interface in compact camera modules. IC Role / Device Role / Timing Role: High-efficiency dual regulator delivering 3.3V (sensor) and 1.8V (memory controller) with low-noise Pulse Skip Mode during image capture. Use Value: 35mVP-P output ripple in Pulse Skip Mode ensures clean analog supply - preventing fixed-pattern noise in captured images. |
| Cellular Handsets | Wireless Modems |
Use Scenario: Providing RF transceiver VCO, baseband processor, and display backlight power in GSM/UMTS handsets. IC Role / Device Role / Timing Role: Dual buck converter operating in Burst Mode® during standby to extend talk time; synchronized to baseband clock during transmission. Use Value: 40μA quiescent current per channel doubles standby battery life vs comparable 3MHz parts lacking Burst Mode® optimization. |
Use Scenario: Generating 1.5V PHY, 3.3V USB interface, and 2.5V RF amplifier rails in LTE/DSL modems with thermal constraints. IC Role / Device Role / Timing Role: Thermally enhanced DFN package with exposed PGND pad dissipates >1.2W at 85°C ambient - avoids derating in sealed enclosures. Use Value: 0.35Ω/0.30Ω RDS(ON) minimizes conduction loss at 600mA - maintains >92% efficiency even at 2.5V input (low battery condition). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62125DSCR | Single-channel, 3MHz fixed-frequency, 0.6V–5.5V output, 300mA max - lacks second channel and Burst Mode®. | Suitable only for single-rail systems; requires two ICs for dual outputs - increases layout area and BOM cost. | Select only when dual-channel integration is unnecessary and higher switching frequency is prioritized for ultra-small inductors. |
| RT8059GJ6 | Dual-channel, 1.5MHz, 600mA/channel, but uses external compensation and lacks POR, SYNC, and soft-start per channel. | No built-in power-on reset or synchronization - requires additional discrete components for system-level timing coordination. | Choose when cost sensitivity outweighs feature completeness and board space is less constrained than in portable designs. |
Compared with TPS62125DSCR and RT8059GJ6, the LTC3407AIDD#TRPBF uniquely integrates dual independent regulators with per-channel soft-start, POR, and selectable low-power modes in a thermally optimized 3mm × 3mm DFN - making it the only option that meets full functional and footprint requirements for next-generation portable electronics.
Availability
LTC3407AIDD#TRPBF is available at Aetrix Electronics and suitable for PDAs, digital cameras, and cellular handsets requiring stable component supply, long-term lifecycle support, and guaranteed industrial temperature range (–40°C to 125°C).
Supply support for LTC3407AIDD#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its legacy of high-performance power management ICs with rigorous automotive and industrial qualification standards.
The LTC3407AIDD#TRPBF belongs to Linear's LTC® family of high-efficiency, high-frequency DC/DC converters designed specifically for space- and battery-constrained portable electronics where thermal density and light-load efficiency are critical.
FAQ
What is the operating temperature range for the LTC3407AIDD#TRPBF?
The LTC3407AIDD#TRPBF is rated for –40°C to 125°C junction temperature and is specified over the full industrial temperature range. Its absolute maximum ratings include TJMAX = 125°C, θJA = 45°C/W, and θJC = 10°C/W - confirming suitability for thermally demanding environments such as enclosed modems or automotive infotainment displays. The "I" grade suffix explicitly denotes this extended range.
Does the LTC3407AIDD#TRPBF require external Schottky diodes?
No, the LTC3407AIDD#TRPBF does not require external Schottky diodes. It integrates synchronous P-channel (0.35Ω) and N-channel (0.30Ω) MOSFETs per channel, eliminating reverse recovery losses and enabling efficiencies up to 96%. This internal synchronous rectification is confirmed in the device description, features list, and typical application schematic - removing BOM cost and layout complexity.
How does Burst Mode® operation affect the LTC3407AIDD#TRPBF's output ripple?
In Burst Mode®, the LTC3407AIDD#TRPBF achieves ultralow quiescent current (40μA) but produces higher output ripple - specified at 35mVP-P under typical conditions. This occurs because the regulator pulses intermittently rather than switching continuously. For applications requiring minimal ripple (e.g., camera sensors), Pulse Skip Mode - selected by grounding MODE/SYNC - reduces ripple significantly at the expense of higher light-load current.
Can the LTC3407AIDD#TRPBF synchronize to an external clock?
Yes, the LTC3407AIDD#TRPBF can synchronize to an external 1.5MHz clock applied to the MODE/SYNC pin (Pin 6). During synchronization, the device automatically enters Pulse Skip Mode and aligns its top-switch turn-on edge to the rising edge of the external clock. This capability is documented in the PIN FUNCTIONS section and TYPICAL PERFORMANCE CHARACTERISTICS - enabling deterministic EMI reduction in multi-converter systems.
What is the purpose of the POR pin on the LTC3407AIDD#TRPBF?
The POR (Power-On Reset) pin on the LTC3407AIDD#TRPBF is an open-drain output that remains low until both regulated outputs are within ±8.5% of their target voltages for 65,536 clock cycles (≈44ms in Pulse Skip Mode). It provides system-level reset signaling for microcontrollers or FPGAs - ensuring reliable boot sequencing. The POR behavior is fully characterized in the ELECTRICAL CHARACTERISTICS table and APPLICATIONS INFORMATION section.
LTC3407AIDD#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 5V
- Current - Output:
- 600mA
- Frequency - Switching:
- 1.5MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
LTC3407AIDD#TRPBF FAQ
1.How can I place an order for LTC3407AIDD#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3407AIDD#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3407AIDD#TRPBF reliable?
The price and inventory of LTC3407AIDD#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3407AIDD#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC3407AIDD#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3407AIDD#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3407AIDD#TRPBF?
LTC3407AIDD#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3407AIDD#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3407AIDD#TRPBF?
For technical support, including LTC3407AIDD#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3407AIDD#TRPBF requirements.
6.How does Aetrix verify that LTC3407AIDD#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC3407AIDD#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3407AIDD#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC3407AIDD#TRPBF?
All LTC3407AIDD#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3407AIDD#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3407AIDD#TRPBF part is unused and in its original packaging.
Return procedure for LTC3407AIDD#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3407AIDD#TRPBF Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
