My Inquiry
My Account
Analog Devices Inc. LTC3548AEDD#TRPBF
- Part No.:
- LTC3548AEDD#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- 10-WFDFN Exposed Pad
- Datasheet:
-
LTC3548AEDD#TRPBF.pdf
- Description:
- IC REG BUCK BOOST ADJ DL 10DFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,100
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3548AEDD#TRPBF from Analog Devices (formerly Linear Technology) is a dual synchronous step-down DC/DC regulator with independent 400mA and 800mA output channels, operating at a fixed 2.25MHz switching frequency across a 2.5V–5.5V input range. It integrates 0.35Ω P-channel and 0.30Ω N-channel MOSFETs per channel, supports adjustable output voltages from 0.6V to 5V, and delivers up to 95% efficiency in Burst Mode operation - ideal for space-constrained portable electronics requiring compact power delivery.
For engineers reviewing the LTC3548AEDD#TRPBF datasheet, LTC3548AEDD#TRPBF pinout, LTC3548AEDD#TRPBF application, or LTC3548AEDD#TRPBF equivalent, key selection criteria include its dual-channel current capability (0.7A/1.2A peak switch limits), ultralow 40μA quiescent current in active mode, 100% duty-cycle dropout operation, externally synchronizable oscillator, and Power-On Reset (POR) output with ±8.5% regulation window.
Technical Context
The LTC3548AEDD#TRPBF employs a constant-frequency current-mode control architecture with shared 2.25MHz clocking for both regulators, enabling precise phase-aligned switching and simplified EMI filtering. Its dual-loop design uses separate VFB1/VFB2 inputs referenced to a trimmed 0.6V internal bandgap, with overvoltage/undervoltage comparators feeding a common POR open-drain output.
Operation supports two user-selectable light-load modes via the MODE/SYNC pin: Burst Mode® (maximizing efficiency at <100μA IQ, with intermittent switching and ~35mVP-P ripple) and pulse-skipping mode (maintaining constant frequency down to near-zero load, minimizing output voltage ripple). The device enters 100% duty-cycle dropout when VIN approaches VOUT, with P-channel MOSFETs remaining fully enhanced.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.5V to 5.5V - supports single-cell Li-ion, Li-polymer, and 3.3V/5V rail inputs without external LDO pre-regulation. |
| Switching Frequency | 2.25MHz (typ) - enables use of sub-3mm-height inductors (e.g., 2.2μH–4.7μH) and low-ESR ceramic capacitors ≤10μF. |
| Output Current Capability | Channel 1: 400mA, Channel 2: 800mA - defined by thermal limits and peak switch current limits (0.7A and 1.2A respectively). |
| Feedback Reference Voltage | 0.6V (±2% over –40°C to 125°C) - sets output voltage via external resistor divider; enables 0.6V–5V programmability with <0.5% line/load regulation. |
| Quiescent Current | 40μA (typ) in Burst Mode - extends battery runtime in always-on subsystems such as real-time clocks or sensor bias rails. |
| Shutdown Current | <1μA - ensures negligible drain during system sleep states; achieved by disabling all internal bias and gate drivers. |
| Power-On Reset Threshold | ±8.5% of regulated output - asserts POR low until both outputs stabilize within tolerance, then releases after 65,536 clock cycles (~29ms in pulse-skipping mode). |
Pinout & Package
Package: 10-lead (3mm × 3mm) plastic DFN with exposed pad (Pin 11 = PGND). Thermally enhanced layout requires soldering the exposed pad to a minimum 100mm² copper area for θJA = 45°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VFB1 (Pin 1) | Channel 1 feedback input | Connects to resistive divider on VOUT1; 30nA input bias enables high-value dividers (e.g., 1MΩ/1MΩ) to minimize quiescent loss. |
| RUN/SS1 (Pin 2) | Channel 1 enable & soft-start | High = enable; low = shutdown; RC network on this pin controls startup slew rate and inrush limiting. |
| VIN (Pin 3) | Main power input | Supplies both regulators and internal circuitry; requires local 10μF ceramic decoupling directly at pin. |
| SW1 (Pin 4) | Channel 1 switch node | Connects to inductor; swings between VIN and GND; high di/dt path requiring short, wide PCB traces and ground plane clearance. |
| NC (Pin 5) | No connect | Internally unconnected; recommended to tie to GND on PCB for EMI shielding and thermal conduction. |
| MODE/SYNC (Pin 6) | Mode selection & sync input | GND = pulse-skipping; VIN = Burst Mode; external 2.25MHz clock applied here forces synchronization and auto-selects pulse-skipping. |
| SW2 (Pin 7) | Channel 2 switch node | Identical function to SW1 but for second regulator; must be routed separately to avoid cross-coupling. |
| POR (Pin 8) | Power-On Reset output | Open-drain logic signal pulled low if either VOUT1 or VOUT2 deviates >±8.5%; used to hold microcontroller reset until both rails are stable. |
| RUN/SS2 (Pin 9) | Channel 2 enable & soft-start | Independent control of second regulator; allows staggered startup or selective shutdown of one channel. |
| VFB2 (Pin 10) | Channel 2 feedback input | Functionally identical to VFB1; supports independent output voltage programming for asymmetric rail generation. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent synchronous buck regulators | Enables compact dual-rail power supply (e.g., 1.8V/2.5V) from single input without discrete controllers or external diodes. |
| Burst Mode® operation | Achieves 95% efficiency at 1mA load while drawing only 40μA total quiescent current - critical for battery-backed systems. |
| 100% duty-cycle dropout | Maintains regulation down to VIN = VOUT + ILOAD × RDS(ON); eliminates need for linear post-regulators in low-VIN scenarios. |
| Externally synchronizable oscillator | Allows noise-sensitive systems (e.g., RF receivers) to lock switching frequency to a clean system clock, avoiding beat frequencies. |
| Integrated Power-On Reset (POR) | Single open-drain output monitors both channels; eliminates need for external supervisor IC in dual-rail applications. |
Applications
| Mobile Baseband Processor Power | Digital Camera Core Logic Supply |
|---|---|
Use Scenario: Powering ARM-based application processors in smartphones with split-core voltage domains (e.g., 1.2V CPU core, 2.8V I/O). IC Role / Device Role / Timing Role: Dual-channel synchronous buck regulator delivering tightly regulated, low-noise rails with independent enable and soft-start sequencing. Use Value: Eliminates need for two discrete converters; 2.25MHz operation reduces inductor height to ≤1mm, enabling ultra-thin form factors. | Use Scenario: Supplying image sensor interface (1.8V) and digital signal processor (2.5V) in compact digital cameras. IC Role / Device Role / Timing Role: Dual-output DC/DC converter with independent feedback and POR monitoring for fault-tolerant imaging subsystems. Use Value: Integrated POR ensures DSP does not execute before sensor rail stabilizes; Burst Mode extends battery life during preview mode. |
| Wireless Modem RF Front-End Bias | PDA Application Processor Core Rail |
Use Scenario: Generating clean 1.8V and 3.3V supplies for LTE/Wi-Fi transceivers where EMI sensitivity demands synchronized switching. IC Role / Device Role / Timing Role: Synchronizable dual buck regulator with pulse-skipping mode to minimize conducted emissions into adjacent RF bands. Use Value: MODE/SYNC pin accepts external 2.25MHz clock from baseband IC, eliminating switching frequency beating and simplifying EMI filter design. | Use Scenario: Providing core voltage (1.1V) and memory I/O voltage (1.8V) for ARM9/ARM11-class PDAs with dynamic voltage scaling. IC Role / Device Role / Timing Role: Dual adjustable buck regulator supporting independent enable/disable and soft-start for power-state transitions. Use Value: RUN/SS1 and RUN/SS2 pins allow software-controlled rail sequencing during sleep/wake cycles, reducing system-level power-up time. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62130ARGTR | Single-channel 3A buck; no dual-output or POR; 2.5MHz fixed frequency; 17μA IQ in DCS-Control™ mode. | Requires two devices for dual-rail designs; lacks integrated POR and independent soft-start. | Choose when higher single-channel current (>800mA) or lower IQ is prioritized over integration and sequencing control. |
| MAX17504ATP+T | Dual-channel 1A/1A buck; 400kHz–2.2MHz adjustable frequency; no Burst Mode; 25μA IQ in skip mode; includes PMBus interface. | Supports programmable frequency and telemetry but adds complexity; larger 5mm × 5mm TQFN package. | Choose when digital configuration, telemetry, or higher current per channel is required - not for space-constrained portable designs. |
Compared with TPS62130ARGTR and MAX17504ATP+T, the LTC3548AEDD#TRPBF uniquely combines dual independent 400mA/800mA outputs, integrated POR, Burst Mode efficiency below 100μA, and 3mm × 3mm DFN packaging - making it optimal for miniaturized, battery-powered dual-rail systems where board area and quiescent power are critical constraints.
Availability
LTC3548AEDD#TRPBF is available at Aetrix Electronics and suitable for mobile baseband power, digital camera subsystems, wireless modem RF biasing, and PDA application processor core rail applications requiring stable component supply, long-term lifecycle support, and consistent parametric performance across temperature.
Supply support for LTC3548AEDD#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, formed through the acquisition of Linear Technology in 2017.
The LTC3548AEDD#TRPBF belongs to ADI's Power by Linear™ family of high-efficiency DC/DC converters designed specifically for portable, battery-powered, and space-constrained applications demanding ultralow quiescent current and minimal external component count.
FAQ
What is the maximum junction temperature rating for the LTC3548AEDD#TRPBF?
The LTC3548AEDD#TRPBF has a maximum junction temperature (TJMAX) of 125°C, with thermal resistance θJA = 45°C/W and θJC = 10°C/W when the exposed pad is properly soldered to a thermal ground plane. This rating applies across the full –40°C to 125°C operating junction temperature range specified for the E-grade part.
Can the LTC3548AEDD#TRPBF operate with only one channel enabled?
Yes, the LTC3548AEDD#TRPBF supports independent channel control: pulling RUN/SS1 low disables Channel 1 while Channel 2 remains operational if RUN/SS2 is high, and vice versa. When one channel is shut down, the POR output is pulled low since both outputs must be in regulation for POR to release - a behavior confirmed in the datasheet's POR section.
Does the LTC3548AEDD#TRPBF require external Schottky diodes?
No, the LTC3548AEDD#TRPBF does not require external Schottky diodes. It integrates synchronous rectification using internal P-channel (top) and N-channel (bottom) MOSFETs with RDS(ON) values of 0.35Ω and 0.30Ω respectively, eliminating conduction losses and heat generation associated with external diodes.
How does the MODE/SYNC pin affect ripple and efficiency in the LTC3548AEDD#TRPBF?
When the MODE/SYNC pin is tied to VIN, the LTC3548AEDD#TRPBF enters Burst Mode® operation - maximizing light-load efficiency (IQ = 40μA) but increasing output ripple to ~35mVP-P. When tied to GND, it operates in pulse-skipping mode - maintaining constant 2.25MHz switching and minimizing ripple (<10mVP-P) at the cost of higher light-load IQ (~60μA).
What is the purpose of the NC pin (Pin 5) on the LTC3548AEDD#TRPBF DFN package?
Pin 5 on the LTC3548AEDD#TRPBF is designated NC (No Connect) and is not bonded internally. Although electrically inactive, Linear Technology's datasheet recommends connecting it to ground on the PCB to improve thermal conduction from the die and provide additional EMI shielding - a practice verified in layout guidelines for the 3mm × 3mm DFN package.
LTC3548AEDD#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down, Step-Up/Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck, Buck-Boost
- Output Type:
- Adjustable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 5V
- Current - Output:
- 400mA, 800mA
- Frequency - Switching:
- 2.25MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
LTC3548AEDD#TRPBF FAQ
1.How can I place an order for LTC3548AEDD#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3548AEDD#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3548AEDD#TRPBF reliable?
The price and inventory of LTC3548AEDD#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3548AEDD#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC3548AEDD#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3548AEDD#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3548AEDD#TRPBF?
LTC3548AEDD#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3548AEDD#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3548AEDD#TRPBF?
For technical support, including LTC3548AEDD#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3548AEDD#TRPBF requirements.
6.How does Aetrix verify that LTC3548AEDD#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC3548AEDD#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3548AEDD#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC3548AEDD#TRPBF?
All LTC3548AEDD#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3548AEDD#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3548AEDD#TRPBF part is unused and in its original packaging.
Return procedure for LTC3548AEDD#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3548AEDD#TRPBF Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
