Analog Devices Inc. LTC3565IDD#PBF
- Part No.:
- LTC3565IDD#PBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- 10-WFDFN Exposed Pad
- Datasheet:
-
LTC3565IDD#PBF.pdf
- Description:
- IC REG BUCK ADJ 1.25A 10DFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,909
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3565IDD#PBF from Analog Devices (formerly Linear Technology) is a 1.25A, 4MHz synchronous step-down DC/DC converter optimized for medium-power portable applications. It operates from 2.5V to 5.5V input, delivers adjustable output from 0.6V to 5.5V, and features internal 0.15Ω P-channel and 0.13Ω N-channel MOSFETs in a 10-lead 3mm × 3mm DFN package. Used in notebook computers and digital cameras for compact, high-efficiency board-mounted power conversion.
For engineers reviewing the LTC3565IDD#PBF datasheet, LTC3565IDD#PBF pinout, LTC3565IDD#PBF application, or LTC3565IDD#PBF equivalent, key selection criteria include its 4MHz max switching frequency enabling sub-1mm-height magnetics, Burst Mode® operation with 40µA quiescent current, and support for pre-biased outputs - all critical for battery-powered systems requiring low-noise, fast-transient, and dropout-capable regulation.
Technical Context
The LTC3565IDD#PBF employs a constant-frequency current-mode control architecture with external RT-resistor programmability (1.3–4MHz) and SYNC/MODE pin configurable operation modes: Burst Mode® (40µA IQ), pulse-skipping, or forced continuous conduction. Its dual-supply design separates PVIN (power path) and SVIN (signal logic), requiring SVIN ≥ PVIN.
It integrates an error amplifier with 300µS transconductance, a 0.6V ±2% reference, and PGOOD monitoring with ±7% threshold accuracy and 40µs blanking. Dropout is achieved via 100% duty cycle with continuous P-channel MOSFET conduction, while short-circuit protection and thermal shutdown ensure robustness.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.5V to 5.5V - supports single-cell Li-ion, Li-polymer, and regulated 3.3V/5V rails. |
| Output Current | 1.25A continuous - sufficient for core logic, memory, and imaging subsystems in handheld devices. |
| Switching Frequency | Up to 4MHz - enables use of 1mm-height inductors and ceramic capacitors for ultra-compact layouts. |
| Feedback Reference | 0.6V ±2% - sets precise output voltage with external resistor divider; stable over –40°C to 125°C. |
| Quiescent Current | 40µA in Burst Mode® - extends battery runtime during light-load standby without sacrificing startup speed. |
| Shutdown Current | <1µA - ensures negligible drain during system sleep or off-state. |
| Internal RDS(ON) | 0.15Ω (P-ch) / 0.13Ω (N-ch) - minimizes conduction loss and enables >95% peak efficiency at 1.25A. |
| PGOOD Accuracy | ±7% output window with 40µs blanking - prevents false fault triggering during load transients. |
Pinout & Package
Package: 10-lead (3mm × 3mm) plastic DFN with exposed thermal pad (Pin 11 = GND). Requires soldering of exposed pad to PCB ground plane for thermal and electrical integrity (θJA = 43°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RT (1) | Oscillator timing node | Connects to ground via resistor to set switching frequency (1.3–4MHz); determines ramp current for internal timing capacitor. |
| RUN (2) | Enable control input | Logic-high (>1.5V) enables regulator; logic-low (<0.3V) forces shutdown with <1µA supply current. |
| SYNC/MODE (3) | Mode selection & sync input | Configures Burst Mode® (tied to SVIN), pulse-skip (tied to GND), or forced continuous (biased at SVIN/2); accepts external clock up to 4MHz. |
| SW (4) | Power switch node | Connects to inductor; swings between PVIN and GND; requires low-inductance layout to minimize EMI and ringing. |
| GND (5, 11) | Power and thermal ground | Pins 5 and 11 (exposed pad) must be connected to common PCB ground plane for stability and thermal dissipation. |
| PVIN (6) | Main power input | High-current input for power switches; must be decoupled locally with low-ESR ceramic capacitor. |
| SVIN (7) | Signal supply input | Powers internal analog/digital circuitry; must be ≥ PVIN and decoupled separately to avoid noise coupling. |
| PGOOD (8) | Open-drain status output | Asserts low when VOUT deviates >±7% from regulation; requires external pull-up for system sequencing or fault detection. |
| VFB (9) | Feedback input | Monitors resistive divider output; 0.6V reference enables precise output programming (0.6V–5.5V). |
| ITH (10) | Error amplifier compensation | Controls peak inductor current limit; used for loop compensation and transient response tuning (0.4V–1.4V range). |
Key Features
| Feature | Design Value |
|---|---|
| Burst Mode® operation | Reduces IQ to 40µA at light loads while maintaining fast wake-up and output regulation - critical for battery longevity in intermittent-use devices. |
| 100% duty cycle dropout | Enables seamless transition to linear regulation as VIN approaches VOUT, preserving output voltage without interruption during brownout conditions. |
| Pre-biased output support | Allows safe startup into pre-charged output capacitors - eliminates reverse current flow and avoids system reset during hot-plug or rail sequencing. |
| Stable with ceramic capacitors | Eliminates need for electrolytic or tantalum output caps; reduces size, cost, and failure risk while improving reliability and temperature performance. |
| Synchronizable oscillator | Enables noise-sensitive systems (e.g., RF, audio) to align switching frequency with master clock - simplifies EMI filtering and avoids beat frequencies. |
| Short-circuit protected | Internally limits peak switch current to 1.5–2.5A and disables switching under overload - protects IC and downstream circuitry without external components. |
Applications
| Portable Imaging Power | Embedded System Core Rail |
|---|---|
Use Scenario: Powering CMOS image sensor and ISP in digital cameras or smartphone camera modules. IC Role / Device Role / Timing Role: Primary step-down regulator delivering 1.2V/1.8V/2.8V at up to 1.25A with low noise and fast load-step response. Use Value: 4MHz operation minimizes inductor height to fit thin camera bezels; Burst Mode® extends battery life during preview/idle states. |
Use Scenario: Generating core voltage for ARM Cortex-M or RISC-V microcontrollers in handheld test instruments. IC Role / Device Role / Timing Role: High-efficiency, compact DC/DC converter supplying 3.3V or adjustable core voltage with tight load regulation. Use Value: Internal low-RDS(ON) MOSFETs and ceramic-capacitor compatibility reduce BOM count and PCB area versus discrete solutions. |
| Notebook Subsystem Supply | Industrial Handheld HMI |
Use Scenario: Providing auxiliary 1.5V/1.8V rail for DDR memory interface or display driver in ultraportable notebooks. IC Role / Device Role / Timing Role: Synchronous buck converter supporting pre-biased outputs and forced continuous mode for low-ripple timing-critical loads. Use Value: SYNC/MODE pin allows fixed-frequency operation to avoid interference with high-speed serial links (e.g., eDP, USB). |
Use Scenario: Regulating 3.3V power for touchscreen controller, wireless SoC, and sensor hub in ruggedized industrial handhelds. IC Role / Device Role / Timing Role: Robust, wide-temp (-40°C to 125°C) DC/DC converter with undervoltage lockout and thermal protection. Use Value: 100% duty cycle dropout maintains operation during battery sag; shutdown current <1µA enables multi-year shelf life in battery-backed units. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62130ARGTR | 3.6V–17V input, 3A output, fixed 3.3V/5V options; no adjustable VFB; lower max frequency (2.5MHz). | Better suited for higher-input industrial rails; lacks Burst Mode® and pre-bias support. | Select if input exceeds 5.5V or higher current (>1.25A) is required; not drop-in due to different pinout and feedback architecture. |
| MP2143GJ-Z | 2.5V–5.5V input, 1.5A output, 2MHz max frequency; integrated soft-start; no SYNC/MODE pin for multi-mode operation. | Simpler implementation but less flexible in noise-sensitive or battery-optimized designs. | Choose for cost-sensitive, space-constrained applications where 4MHz operation and multi-mode control are unnecessary. |
Compared with TPS62130ARGTR and MP2143GJ-Z, the LTC3565IDD#PBF offers superior light-load efficiency via Burst Mode®, finer frequency control (up to 4MHz), and robust pre-biased startup - making it optimal for compact, battery-driven systems demanding both performance and runtime.
Availability
LTC3565IDD#PBF is available at Aetrix Electronics and suitable for notebook computers, digital cameras, cellular phones, and handheld instruments requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LTC3565IDD#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its legacy of high-performance analog and power management ICs with rigorous automotive and industrial qualification standards.
The LTC3565 belongs to Linear's precision monolithic DC/DC converter product line, designed specifically for space-constrained, battery-powered applications needing high efficiency, low noise, and reliable operation across wide temperature and load ranges.
FAQ
What is the maximum operating frequency of the LTC3565IDD#PBF?
The LTC3565IDD#PBF supports up to 4MHz switching frequency, programmable via the RT pin resistor. This high-frequency capability allows use of miniature inductors (≤1mm height) and small ceramic capacitors, reducing solution footprint and height - essential for ultra-thin portable electronics where the LTC3565IDD#PBF is commonly deployed.
Does the LTC3565IDD#PBF support pre-biased output startup?
Yes, the LTC3565IDD#PBF explicitly supports pre-biased output startup, preventing reverse current flow when powered into an already charged output capacitor. This feature is confirmed in the Applications Information section and enables safe integration in complex power-up sequences - a key requirement for systems using the LTC3565IDD#PBF in camera or communication modules.
What is the purpose of separate PVIN and SVIN pins on the LTC3565IDD#PBF?
PVIN supplies power to the high-current internal MOSFETs, while SVIN powers the analog control circuitry. SVIN must be ≥ PVIN and is decoupled separately to isolate noise-sensitive logic from power-switching transients. This separation improves regulation accuracy and EMI performance - a defining architectural choice in the LTC3565IDD#PBF design.
How does Burst Mode® operation reduce power consumption in the LTC3565IDD#PBF?
Burst Mode® operation in the LTC3565IDD#PBF reduces quiescent current to 40µA by intermittently enabling the main switching cycle only when output voltage droops below regulation. This minimizes gate charge losses during light loads - extending battery life in standby or idle states without compromising startup time or regulation accuracy of the LTC3565IDD#PBF.
What thermal considerations apply to the LTC3565IDD#PBF's exposed pad?
The exposed pad (Pin 11) of the LTC3565IDD#PBF is electrically and thermally connected to GND and must be soldered to a PCB copper pour for effective heat dissipation. With θJA = 43°C/W, proper pad layout and thermal vias are essential to maintain junction temperature ≤125°C under 1.25A load - a critical design requirement validated in the LTC3565IDD#PBF's thermal characterization data.
LTC3565IDD#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-WFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 1.25A
- Frequency - Switching:
- Up to 4MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
LTC3565IDD#PBF FAQ
1.How can I place an order for LTC3565IDD#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3565IDD#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3565IDD#PBF reliable?
The price and inventory of LTC3565IDD#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3565IDD#PBF is usually 5 days.
3.What payment methods are accepted for LTC3565IDD#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3565IDD#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3565IDD#PBF?
LTC3565IDD#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3565IDD#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3565IDD#PBF?
For technical support, including LTC3565IDD#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3565IDD#PBF requirements.
6.How does Aetrix verify that LTC3565IDD#PBF is sourced from the original manufacturer or authorized distributors?
All LTC3565IDD#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3565IDD#PBF meets industry standards.
7.What is the process for return or replacement of LTC3565IDD#PBF?
All LTC3565IDD#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3565IDD#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3565IDD#PBF part is unused and in its original packaging.
Return procedure for LTC3565IDD#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3565IDD#PBF Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
