My Inquiry
My Account
Analog Devices Inc. LTC3569EUDC#TRPBF
- Part No.:
- LTC3569EUDC#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- 20-WFQFN Exposed Pad
- Datasheet:
-
LTC3569EUDC#TRPBF.pdf
- Description:
- IC REG BUCK ADJ TRPL 20QFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,179
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3569EUDC#TRPBF from Analog Devices (formerly Linear Technology) is a triple monolithic synchronous step-down DC/DC regulator IC with one 1.2A and two 600mA buck outputs, operating from 2.5V to 5.5V input, programmable 1MHz–3MHz switching frequency, and independent 800mV–425mV feedback references. It delivers stable multi-rail power for portable SoC platforms requiring dynamic voltage scaling.
For engineers reviewing the LTC3569EUDC#TRPBF datasheet, LTC3569EUDC#TRPBF pinout, LTC3569EUDC#TRPBF application, or LTC3569EUDC#TRPBF equivalent, key selection criteria include per-buck enable-programmable reference, slave-mode parallel operation capability, Burst Mode® quiescent current <100µA, and thermal protection with 125°C junction limit.
Technical Context
The LTC3569EUDC#TRPBF integrates three current-mode buck regulators sharing a single oscillator architecture with selectable pulse-skipping or Burst Mode® operation. Each regulator features internal compensation, 100% duty-cycle dropout support, and independent EN-pin-based reference programming via 25mV decrements.
Its slave configuration logic allows FB2 or FB3 tied to SVIN to disable local control and synchronize SW2 or SW3 to a master buck (Buck1 or Buck2), enabling 1.8A (Buck1 + Buck2) or dual 1.2A (Buck1 + Buck2, Buck3 standalone) output configurations without external gate drivers or timing alignment circuitry.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.5V to 5.5V - supports single-cell Li-ion, USB, and wide-input portable power rails. |
| Output Currents | 1.2A (Buck1), 600mA (Buck2), 600mA (Buck3) - enables independent powering of CPU core, I/O, and memory rails. |
| Feedback Reference Range | 425mV to 800mV in 25mV steps - allows precise VOUT setting (e.g., 1.2V, 1.8V, 2.5V) using standard resistor dividers. |
| Switching Frequency | 1MHz to 3MHz (programmable) or fixed 2.25MHz - permits use of sub-3mm inductors and low-ESR ceramic capacitors. |
| Quiescent Current | <100µA (all bucks in Burst Mode) - extends battery life in always-on subsystems like RTC or sensor hubs. |
| Protection Features | Overtemperature shutdown (150°C), short-circuit current limiting, PGOOD flag - ensures robust operation in unattended embedded systems. |
| Package | 20-lead (3mm × 4mm) QFN with exposed GND pad - provides θJA = 43°C/W thermal performance for high-density PCB layouts. |
Pinout & Package
Package: 20-lead (3mm × 4mm) plastic QFN (LFYW), thermally enhanced with exposed GND pad (Pin 21) soldered to PCB ground plane for optimal thermal dissipation (θJA = 43°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EN1, EN2, EN3 | Enable & reference programming inputs | Each toggled up to 15× to decrement respective FB reference by 25mV; also enable/disable corresponding buck stage. |
| FB1, FB2, FB3 | Feedback inputs | Monitor output voltage divider; pulling FB2/FB3 to SVIN configures Buck2/Buck3 as slaves to Buck1/Buck2 respectively. |
| SW1, SW2, SW3 | Power switch nodes | Drive external inductors; SW2/SW3 go Hi-Z when configured as slaves unless master is active. |
| PVIN1, PVIN2, PVIN3 | Per-buck input supply pins | Decoupled individually to PGNDx; allow independent input filtering and reduce cross-regulator noise coupling. |
| PGND1, PGND2, PGND3 | Per-buck power ground returns | Minimize ground bounce in high-dI/dt paths; must be connected to local output capacitor negatives. |
| MODE | Mode selection & sync input | Tied to SVIN → Burst Mode; tied to SGND → pulse-skipping; driven externally → synchronizes all three bucks to same clock. |
| RT | Oscillator timing resistor | Resistor to GND sets free-running frequency (1–3MHz); tied to SVIN → fixed 2.25MHz operation. |
| PGOOD | Open-drain power-good flag | Active-low when all enabled outputs reach ±8% of target; logical AND of individual buck PGOOD signals. |
| SVIN, SGND | Main bias supply & ground | SVIN powers internal LDOs and logic; SGND is signal ground reference for FB, EN, MODE, RT pins. |
Key Features
| Feature | Design Value |
|---|---|
| Independent reference programming | Each buck's output voltage set via EN pin toggles-no external DAC or I²C interface required for VOUT adjustment. |
| Slave-mode parallel operation | Buck2 and Buck3 can be ganged to Buck1 or Buck2 respectively, enabling 1.8A or dual 1.2A outputs without layout changes. |
| Ultra-low quiescent current | <100µA total in Burst Mode with all bucks active-critical for battery-powered devices with long sleep cycles. |
| Internally compensated control loops | No external compensation components needed-reduces BOM count and design validation effort for each buck stage. |
| Robust thermal management | Thermal shutdown at 150°C with automatic restart at 125°C-prevents permanent damage during transient overloads. |
Applications
| Mobile Application Processor Power | Multi-Rail FPGA Core/I/O Supply |
|---|---|
Use Scenario: Powering ARM Cortex-A series SoCs with separate core (VDD_CPU), GPU (VDD_GPU), and I/O (VDD_IO) rails. IC Role / Device Role / Timing Role: LTC3569EUDC#TRPBF acts as primary triple-output PMIC delivering dynamically scaled voltages under DVFS control. Use Value: Enables real-time voltage scaling across three domains using only one IC, reducing board area and interconnect complexity vs. discrete solutions. | Use Scenario: Supplying Xilinx Artix-7 FPGA with 1.0V core, 1.8V auxiliary, and 3.3V I/O banks from a single 3.6V source. IC Role / Device Role / Timing Role: LTC3569EUDC#TRPBF serves as compact, thermally efficient multi-rail converter with independent soft-start sequencing. Use Value: Eliminates need for three separate buck ICs and associated passives-cuts component count by >40% while maintaining tight load regulation. |
| Portable Medical Sensor Hub | Industrial IoT Edge Node |
Use Scenario: Powering ultra-low-power ECG front-end (1.8V), BLE radio (3.3V), and microcontroller (1.2V) in wearable patch monitor. IC Role / Device Role / Timing Role: LTC3569EUDC#TRPBF provides regulated rails with Burst Mode® operation to extend coin-cell battery life beyond 12 months. Use Value: Achieves <100µA system quiescent current with all rails active-enables continuous sensing without frequent battery replacement. | Use Scenario: Supplying RS-485 transceiver (5V), MCU (3.3V), and analog sensor interface (2.5V) in battery-backed industrial telemetry node. IC Role / Device Role / Timing Role: LTC3569EUDC#TRPBF functions as ruggedized, temperature-rated (–40°C to 125°C) multi-output regulator with PGOOD monitoring. Use Value: Ensures reliable startup and fault detection across wide ambient range-avoids field failures due to undervoltage or thermal overload. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-output buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65217CIRSLR | Integrated fuel gauge, LDOs, and charger; lower max output current (1A/600mA/600mA); fixed 2.2MHz frequency. | Targeted at single-cell Li-ion tablets; lacks EN-pin reference programming and slave-mode flexibility. | Select when battery management and system-level power sequencing are required beyond basic regulation. |
| ISL9122AIRZ-T7A | Higher efficiency at light loads; supports 4-phase interleaving; no slave-mode configuration; 1.2A/1.2A/1.2A output capability. | Optimized for high-performance mobile APs needing phase interleaving; requires external I²C for VOUT setting. | Choose for applications demanding lowest possible ripple and highest peak efficiency, accepting added firmware complexity. |
Compared with TPS65217CIRSLR and ISL9122AIRZ-T7A, the LTC3569EUDC#TRPBF uniquely combines pin-based reference programming, hardware-configurable slave mode, and sub-100µA Burst Mode® operation-making it ideal for cost-sensitive, firmware-light portable designs requiring flexible multi-rail scaling without external controllers.
Availability
LTC3569EUDC#TRPBF is available at Aetrix Electronics and suitable for portable medical devices, industrial IoT edge nodes, and FPGA-based embedded systems requiring stable component supply, extended temperature operation (–40°C to 125°C), and long-term lifecycle continuity.
Supply support for LTC3569EUDC#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its precision analog and power management portfolio with full backward compatibility and long-term support.
The LTC3569 belongs to Linear's high-efficiency, multi-output DC/DC regulator family designed specifically for space-constrained portable electronics requiring dynamic voltage scaling, low quiescent current, and flexible rail configuration without software overhead.
FAQ
What is the maximum output current capability of each buck regulator in the LTC3569EUDC#TRPBF?
The LTC3569EUDC#TRPBF provides 1.2A from Buck1 (SW1), and 600mA each from Buck2 (SW2) and Buck3 (SW3). When configured in slave mode-FB2 pulled to SVIN and EN2 high-Buck2 operates in parallel with Buck1, delivering up to 1.8A total. Similarly, Buck3 can slave to Buck2 for additional current stacking. Peak inductor current limits are 2.0A (Buck1) and 1.0A (Buck2/Buck3) under typical conditions.
How does the EN pin programming work on the LTC3569EUDC#TRPBF?
Each EN pin (EN1, EN2, EN3) on the LTC3569EUDC#TRPBF serves dual purpose: enabling its respective buck regulator and decrementing its feedback reference voltage in 25mV steps. Toggling the pin low-to-high up to 15 times reduces the internal reference from 800mV down to 425mV. The counter resets after 125µs high time or 170µs low time. No external controller or I²C interface is needed-programming is purely hardware-based and non-volatile across power cycles.
Can the LTC3569EUDC#TRPBF operate with only one or two buck regulators enabled?
Yes, the LTC3569EUDC#TRPBF supports partial enablement: any combination of Buck1, Buck2, or Buck3 can be independently enabled or disabled via their EN pins. When disabled, the corresponding SW pin goes Hi-Z, FB pin is high-impedance, and quiescent current drops proportionally. All three bucks can be shut down simultaneously for <1µA shutdown current, preserving battery charge in deep-sleep states.
What thermal performance can be expected from the LTC3569EUDC#TRPBF in its 3mm × 4mm QFN package?
The LTC3569EUDC#TRPBF in the LFYW (3mm × 4mm) QFN package has a specified θJA of 43°C/W under JEDEC-standard PCB conditions. With the exposed GND pad properly soldered to a ≥1cm² copper pour, junction temperature rise remains within safe limits up to ~1.5W total dissipation. Thermal shutdown activates at 150°C and auto-restarts at 125°C, ensuring reliability during transient overloads without manual intervention.
Does the LTC3569EUDC#TRPBF support synchronization to an external clock source?
Yes, the LTC3569EUDC#TRPBF supports external clock synchronization via the MODE pin. Applying a logic-level square wave (min. 100ns pulse width) to MODE synchronizes all three buck regulators to the external frequency, eliminating beat frequencies and simplifying EMI filtering. Synchronization range is 1.2MHz to 3MHz. When synchronized, the device automatically operates in pulse-skipping mode regardless of MODE DC level.
LTC3569EUDC#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 20-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 3
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.425V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 600mA, 1.2A
- Frequency - Switching:
- 2.25MHz, 1MHz ~ 3MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-QFN (3x4)
LTC3569EUDC#TRPBF FAQ
1.How can I place an order for LTC3569EUDC#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3569EUDC#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3569EUDC#TRPBF reliable?
The price and inventory of LTC3569EUDC#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3569EUDC#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC3569EUDC#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3569EUDC#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3569EUDC#TRPBF?
LTC3569EUDC#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3569EUDC#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3569EUDC#TRPBF?
For technical support, including LTC3569EUDC#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3569EUDC#TRPBF requirements.
6.How does Aetrix verify that LTC3569EUDC#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC3569EUDC#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3569EUDC#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC3569EUDC#TRPBF?
All LTC3569EUDC#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3569EUDC#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3569EUDC#TRPBF part is unused and in its original packaging.
Return procedure for LTC3569EUDC#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3569EUDC#TRPBF Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
