My Inquiry
My Account
Analog Devices Inc. LTC3569EUD#TRPBF
- Part No.:
- LTC3569EUD#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- 20-WFQFN Exposed Pad
- Datasheet:
-
LTC3569EUD#TRPBF.pdf
- Description:
- IC REG BUCK ADJ TRPL 20QFN
- Quantity:
- Payment:
- Shipping:
Inventory:6,231
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3569EUD#TRPBF from Analog Devices (formerly Linear Technology) is a triple monolithic synchronous step-down DC/DC regulator IC with one 1.2A buck and two independent 600mA bucks, operating from 2.5V to 5.5V input, programmable 1MHz–3MHz switching frequency, and individually adjustable feedback references (800mV down to 425mV in 25mV steps). It supports slave-mode parallel operation for higher current delivery and is used in portable multi-rail power systems requiring compact, efficient voltage regulation.
For engineers reviewing the LTC3569EUD#TRPBF datasheet, LTC3569EUD#TRPBF pinout, LTC3569EUD#TRPBF application, or LTC3569EUD#TRPBF equivalent, key selection criteria include its 20-lead 3mm × 3mm QFN package, three independent current-mode control loops, PGOOD flag for system sequencing, Burst Mode® vs pulse-skipping trade-offs, and FB pin-based reference programming without external DACs.
Technical Context
The LTC3569EUD#TRPBF integrates three current-mode synchronous buck regulators sharing a common oscillator architecture, where RT pin resistance sets free-running frequency (1–3MHz) or fixes it at 2.25MHz when tied to SVIN. Each regulator features internal compensation, 100% duty-cycle dropout capability, and soft-start ramping at 0.75V/ms.
Its EN pins serve dual roles: enable/disable control and digital reference programming via toggle counting (up to 15 cycles), while FB2/FB3 pulled to SVIN disable local regulation and configure SW2/SW3 as slave stages following Buck1 or Buck2. MODE pin selects Burst Mode® (for ultra-low IQ <100µA) or pulse-skipping (for lower ripple), and also accepts external sync signals (1.2–3MHz).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.5V to 5.5V - supports single-cell Li-ion, USB, and wide-input portable rails without pre-regulation. |
| Output Current Capability | 1.2A (Buck1), 600mA (Buck2), 600mA (Buck3) - enables independent powering of core, I/O, and memory rails. |
| Feedback Reference Range | 425mV to 800mV in 25mV steps - allows precise VOUT setting (e.g., 1.2V, 1.8V, 2.5V) using standard resistor dividers. |
| Switching Frequency | Programmable 1MHz–3MHz or fixed 2.25MHz - permits optimization of inductor size, efficiency, and EMI profile. |
| Quiescent Current | <100µA (all regulators in Burst Mode) - extends battery life in always-on subsystems like RTC or sensor monitoring. |
| Protection Features | Overtemperature shutdown (150°C), short-circuit protection, undervoltage lockout (2.5V), and PGOOD monitoring - ensures robust operation in unattended embedded systems. |
| Package Thermal Resistance | θJA = 68°C/W (3mm × 3mm QFN) - requires minimal PCB copper area for thermal management in space-constrained designs. |
Pinout & Package
Package: 20-lead (3mm × 3mm) plastic QFN (UD package), exposed pad soldered to PCB ground for thermal and electrical integrity. Operating junction temperature range: –40°C to +125°C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SVIN | Main supply input | Decoupled to SGND with 1µF low-ESR capacitor; powers internal circuitry and RT/MODE logic. |
| PVIN1, PVIN2, PVIN3 | Power input per buck stage | Each supplies respective high-side switch; decoupled individually to PGNDx with 4.7µF capacitors. |
| PGND1, PGND2, PGND3 | Power ground per buck stage | Return path for output capacitors and input decoupling; minimizes ground bounce between regulators. |
| SW1, SW2, SW3 | Switch node outputs | Connect directly to inductors; swing between respective PVINx and PGNDx; require tight layout for EMI control. |
| FB1, FB2, FB3 | Feedback inputs | Monitor output voltage via resistive divider; FB2/FB3 pulled to SVIN enable slave mode for parallel operation. |
| EN1, EN2, EN3 | Enable & reference programming | Toggle falling edge counts program VFB (800mV → 425mV); hold low >170µs resets to full scale. |
| MODE | Mode select / sync input | Tied to SVIN = Burst Mode®; tied to SGND = pulse-skipping; driven with ≥100ns pulses for external sync (1.2–3MHz). |
| RT | Oscillator timing | Resistor to GND sets frequency (1–3MHz); tie to SVIN for fixed 2.25MHz - eliminates external clock source. |
| PGOOD | Power-good flag | Open-drain output asserting when all enabled outputs reach ±8% of target; logical AND of three internal comparators. |
| SGND | Analog ground reference | Separate from power grounds; connects to SVIN decoupling cap; critical for reference stability and noise immunity. |
Key Features
| Feature | Design Value |
|---|---|
| Triple independent current-mode buck regulation | Enables simultaneous, isolated voltage rails with no cross-regulation penalty - ideal for SoC + peripheral + memory power domains. |
| Single-pin programmable reference (ENx toggle) | Eliminates need for external DAC or I²C interface; supports dynamic voltage scaling (DVS) during runtime via GPIO toggling. |
| Slave-mode parallel configuration (FBx = SVIN) | Allows Buck2 to follow Buck1 (1.2A + 0.6A = 1.8A) or Buck3 to follow Buck2 - achieves higher current without redesigning magnetics or layout. |
| Burst Mode® operation with <100µA IQ | Maintains regulation at microamp loads while minimizing switching losses - essential for battery-backed real-time clocks and wake-on-event circuits. |
| Internally compensated control loops | Reduces BOM count and design risk; no external compensation components required for stable operation across full load and line ranges. |
| 100% duty cycle dropout support | Extends usable input range down to VOUT + RDSON × ILOAD - preserves regulation during brownout or low-battery conditions. |
Applications
| Mobile Application Processor Power | Multi-Rail Portable Instrumentation |
|---|---|
|
Use Scenario: Powering ARM Cortex-A series SoCs with separate core (VDD_CORE), I/O (VDD_IO), and memory (VDD_MEM) rails. IC Role / Device Role / Timing Role: Primary PMIC delivering three tightly regulated, sequenced outputs with PGOOD coordination for safe boot. Use Value: Enables dynamic voltage scaling of VDD_CORE from 1.0V to 1.3V using EN1 toggling, reducing active power by up to 30% under varying compute loads. |
Use Scenario: Battery-powered handheld test equipment requiring isolated 3.3V analog, 1.8V digital, and 1.2V FPGA core supplies. IC Role / Device Role / Timing Role: Centralized DC/DC converter replacing three discrete regulators - simplifies layout and reduces component count. Use Value: Achieves >85% efficiency at 100mA load on all rails in Burst Mode®, extending 2000mAh Li-ion battery life to >12 hours continuous operation. |
| Wearable Health Sensor Hub | Industrial IoT Edge Node |
|
Use Scenario: Compact wearable patch monitoring ECG, SpO₂, and motion with ultra-low-power MCU and analog front-end. IC Role / Device Role / Timing Role: Single-chip power solution providing 1.2V (MCU core), 1.8V (sensor interface), and 3.3V (BLE radio) from single-cell Li-ion. Use Value: Quiescent current <100µA in Burst Mode® extends shelf life and enables months of standby time between charges. |
Use Scenario: Ruggedized wireless sensor node deployed in factory environments with wide ambient temperature swings (–40°C to +85°C). IC Role / Device Role / Timing Role: Robust triple-output regulator maintaining regulation across input dips (2.7V–5.5V) and thermal stress. Use Value: Overtemperature shutdown (150°C) and –40°C to +125°C guaranteed operation ensure reliability in unventilated enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-output buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023RSBR | Fixed 1.2V/1.8V/2.8V outputs; no programmable FB; 3MHz max frequency; 2.7–5.5V input | Predefined rail voltages only - unsuitable for DVS or custom VOUT requirements | Select when fixed outputs and smaller footprint (16-QFN) outweigh flexibility needs. |
| ISL95210IRZ | Two 3A bucks + one 1.5A buck; no EN-based reference programming; 2.5–5.5V input; requires external compensation | Higher current capability but larger solution size and greater design complexity | Select for high-current applications (>1.2A per rail) where layout area and tuning effort are acceptable. |
Compared with TPS65023RSBR and ISL95210IRZ, the LTC3569EUD#TRPBF uniquely combines per-rail reference programmability, slave-mode scalability, and sub-100µA quiescent current - making it optimal for space- and energy-constrained multi-voltage systems requiring field-adjustable outputs.
Availability
LTC3569EUD#TRPBF is available at Aetrix Electronics and suitable for portable instrumentation, wearable health monitors, and industrial IoT edge nodes requiring stable component supply, long-term lifecycle support, and guaranteed parametric performance over –40°C to +125°C.
Supply support for LTC3569EUD#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and power management semiconductors, serving precision instrumentation, communications, and industrial markets.
The LTC3569 belongs to Linear's µPower synchronous buck regulator family, designed specifically for battery-powered portable electronics needing high efficiency, small solution size, and flexible multi-rail power delivery without compromising thermal or transient performance.
FAQ
What is the maximum output current supported by each buck regulator in the LTC3569EUD#TRPBF?
The LTC3569EUD#TRPBF provides up to 1.2A from Buck1 (SW1/PVIN1/PGND1), and 600mA each from Buck2 (SW2/PVIN2/PGND2) and Buck3 (SW3/PVIN3/PGND3). When configured in slave mode - e.g., FB2 tied to SVIN and EN2 high - Buck2 operates in parallel with Buck1, enabling up to 1.8A total output using shared magnetics and layout. Peak inductor current limits are 2.0A (Buck1) and 1.0A (Buck2/Buck3) per datasheet specifications.
How does the EN pin programming work on the LTC3569EUD#TRPBF?
Each EN pin (EN1, EN2, EN3) serves dual functions: enabling its respective buck regulator and digitally programming its feedback reference voltage. Toggling the EN pin low-to-high up to 15 times decrements the internal DAC by 25mV per cycle, stepping VFB from 800mV down to 425mV. The counter resets to full scale if EN remains high >125µs or low >170µs. This enables precise, pin-controlled VOUT adjustment - for example, setting Buck1 to 1.2V using a 100k/60.4k divider with VFB = 425mV - without external digital interfaces.
Can the LTC3569EUD#TRPBF operate with only one or two buck regulators enabled?
Yes, the LTC3569EUD#TRPBF supports partial enablement: any combination of EN1/EN2/EN3 can be asserted independently. When only one buck is active (e.g., EN1 high, EN2/EN3 low), quiescent current drops to 47µA (Burst Mode®) or 230µA (pulse-skipping), and unused SWx pins enter high-impedance state. PGOOD asserts only when all *enabled* outputs meet regulation (±8%). This flexibility allows staged power-up, dynamic rail activation, and ultra-low-power sleep modes - critical for battery longevity in intermittent-sensing applications.
What is the purpose of the MODE pin on the LTC3569EUD#TRPBF?
The MODE pin on the LTC3569EUD#TRPBF controls both operating mode and synchronization. Tied to SVIN: enables Burst Mode® for minimum quiescent current (<100µA) at light loads. Tied to SGND: selects pulse-skipping mode for lower output ripple. Driven with ≥100ns logic pulses: synchronizes internal oscillator to external clock (1.2–3MHz), eliminating beat frequencies in noise-sensitive systems. During soft-start, the device defaults to pulse-skipping regardless of MODE state, then transitions to the selected mode once PGOOD asserts - ensuring reliable startup under all conditions.
Does the LTC3569EUD#TRPBF support 100% duty cycle operation?
Yes, the LTC3569EUD#TRPBF supports true 100% duty cycle operation in dropout condition. When input voltage approaches output voltage, the control loop drives the P-channel switch fully on, allowing VOUT ≈ VIN − (RDSON × ILOAD). This maintains regulation down to VIN = VOUT + 120mV (at 1.2A, typical RDSON = 195mΩ), extending usable battery range in deep-discharge scenarios. Dropout behavior is inherent to the architecture and requires no external circuitry or mode switching - it activates automatically as line voltage decreases.
LTC3569EUD#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 20-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 3
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.425V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 600mA, 1.2A
- Frequency - Switching:
- 2.25MHz, 1MHz ~ 3MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-QFN (3x3)
LTC3569EUD#TRPBF FAQ
1.How can I place an order for LTC3569EUD#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3569EUD#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3569EUD#TRPBF reliable?
The price and inventory of LTC3569EUD#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3569EUD#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC3569EUD#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3569EUD#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3569EUD#TRPBF?
LTC3569EUD#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3569EUD#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3569EUD#TRPBF?
For technical support, including LTC3569EUD#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3569EUD#TRPBF requirements.
6.How does Aetrix verify that LTC3569EUD#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC3569EUD#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3569EUD#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC3569EUD#TRPBF?
All LTC3569EUD#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3569EUD#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3569EUD#TRPBF part is unused and in its original packaging.
Return procedure for LTC3569EUD#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3569EUD#TRPBF Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
