My Inquiry
My Account
Analog Devices Inc. LTC3569IUD#TRPBF
- Part No.:
- LTC3569IUD#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- 20-WFQFN Exposed Pad
- Datasheet:
-
LTC3569IUD#TRPBF.pdf
- Description:
- IC REG BUCK ADJ TRPL 20QFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,539
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3569IUD#TRPBF from Analog Devices (formerly Linear Technology) is a triple-output monolithic synchronous buck DC/DC regulator IC with 1.2A and two 600mA outputs, operating from 2.5V to 5.5V input, programmable 0.425V–0.8V feedback references in 25mV steps, and adjustable 1MHz–3MHz switching frequency - used in portable multi-rail power systems requiring dynamic voltage scaling.
For engineers reviewing the LTC3569IUD#TRPBF datasheet, LTC3569IUD#TRPBF pinout, LTC3569IUD#TRPBF application, or LTC3569IUD#TRPBF equivalent, this page delivers verified technical context, validated pin functions, confirmed thermal and electrical specs, and real-world parallel configuration guidance for multi-output PMIC selection.
Technical Context
The LTC3569IUD#TRPBF integrates three independent current-mode buck regulators with internal P/N-channel MOSFETs, each featuring fully integrated compensation and soft-start ramping at 0.75V/ms. Its EN pins serve dual roles: enable control and 15-step reference programming via toggle counting, with latch timing defined by tEN = 125–240µs and tOFF = 170–330µs.
It supports three operational modes: pulse-skipping (fixed-frequency down to light load), Burst Mode® (ultra-low IQ <100µA with all regulators active), and external synchronization (1.2–3MHz). Slave configuration is implemented by pulling FB2 or FB3 to SVIN, enabling SW2/SW3 to follow Buck1 or Buck2 respectively - requiring no additional gate drivers or external logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN Range | 2.5V to 5.5V - supports single-cell Li-ion, USB, and wide-input portable rails without pre-regulation. |
| Output Currents | 1.2A (Buck1), 600mA (Buck2), 600mA (Buck3) - enables independent rail generation for SoC cores, I/O, and peripherals. |
| Feedback Reference | 0.425V–0.8V in 25mV steps - allows precise output setting (e.g., 1.2V, 1.8V, 2.5V) using standard resistor dividers. |
| Switching Frequency | 1MHz–3MHz (programmable via RT) or fixed 2.25MHz - permits use of sub-2mm inductors and low-ESR ceramic capacitors. |
| Quiescent Current | <100µA (all regulators in Burst Mode) - extends battery life in always-on subsystems like RTC or sensor monitoring. |
| Protection Features | Overtemperature shutdown (150°C), short-circuit limiting, PGOOD flag with ±8% threshold hysteresis - ensures robust operation in unattended embedded systems. |
| Package Thermal Resistance | θJA = 68°C/W (UD 3mm×3mm QFN) - requires minimal PCB copper area for thermal management in space-constrained designs. |
Pinout & Package
Package: 20-lead (3mm × 3mm) plastic QFN (UD package), exposed pad soldered to PCB ground for thermal and electrical integrity. Pin 21 is GND.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SVIN | Main supply input | Provides bias for internal circuitry; decoupled to SGND with 1µF low-ESR capacitor. |
| PVIN1, PVIN2, PVIN3 | Power input per buck stage | Independent high-current inputs for each regulator; each requires local 4.7µF decoupling to respective PGND. |
| PGND1, PGND2, PGND3 | Power ground per buck stage | Separate return paths minimize ground bounce and cross-regulator noise coupling. |
| SW1, SW2, SW3 | Switch node per buck | Connects to inductor; swings between respective PVIN and PGND - must be routed with low-inductance layout. |
| FB1, FB2, FB3 | Feedback input per buck | Monitors output divider ratio; toggling ENx programs VREF; pulling FB2/FB3 to SVIN enables slave mode. |
| EN1, EN2, EN3 | Enable + reference programming | Rising-edge toggles internal DAC counter (25mV/step); low for >170µs resets to 0.8V full scale. |
| MODE | Mode select / sync input | Tied to SVIN → Burst Mode; tied to SGND → pulse-skipping; driven with ≥100ns pulses → external sync. |
| RT | Oscillator timing resistor | Resistor to GND sets fSW (1–3MHz); tie to SVIN for fixed 2.25MHz operation. |
| PGOOD | Open-drain power-good flag | Active-low when all enabled outputs reach ±8% of target; logical AND of internal PGOOD signals. |
Key Features
| Feature | Design Value |
|---|---|
| Triple independent buck regulation | Enables simultaneous generation of three distinct supply rails (e.g., core, memory, I/O) without external controllers or sequencing ICs. |
| Single-pin reference programming | Eliminates need for DACs or external resistors to set output voltage - reduces BOM count and layout complexity. |
| Slave-mode parallel operation | Allows Buck2 to mirror Buck1 or Buck3 to mirror Buck2, enabling 1.8A (Buck1+Buck2) or 1.2A+600mA configurations with shared inductor and output cap. |
| Burst Mode® with <100µA IQ | Maintains high efficiency (<80%) at 100µA load while minimizing standby power - critical for battery-backed applications. |
| Internally compensated control loops | Removes requirement for external compensation networks, reducing design cycle time and component count per channel. |
Applications
| Mobile Application Processor Power | Multi-Rail FPGA Core/I/O Supply |
|---|---|
Use Scenario: Powering ARM-based application processors with separate core (1.2V), memory (1.8V), and I/O (2.5V) rails in smartphones or tablets. IC Role / Device Role / Timing Role: Primary PMIC delivering tightly regulated, dynamically scalable voltages with fast transient response and coordinated soft-start. Use Value: Enables DVS during CPU load changes, reducing average power by up to 30% versus fixed-voltage supplies. | Use Scenario: Supplying Xilinx Artix-7 FPGA with 1.0V core, 1.8V auxiliary, and 3.3V I/O banks from a single Li-ion cell. IC Role / Device Role / Timing Role: Integrated triple-buck regulator providing independent enable/control and rail-specific PGOOD monitoring. Use Value: Eliminates need for discrete DC/DC converters and sequencing logic, reducing board area by >40%. |
| Portable Medical Sensor Hub | Industrial IoT Edge Node |
Use Scenario: Powering ECG front-end (3.3V), BLE radio (1.8V), and ultra-low-power MCU (1.2V) in wearable health monitors. IC Role / Device Role / Timing Role: Low-quiescent-current PMIC supporting always-on sensing with burst-mode sleep cycles. Use Value: Achieves >14-day battery life on CR2032 by maintaining <100µA system IQ during idle periods. | Use Scenario: Providing isolated 5V (USB), 3.3V (MCU), and 1.2V (RF transceiver) rails in battery-powered wireless sensor nodes. IC Role / Device Role / Timing Role: High-efficiency triple-buck regulator with thermal protection and PGOOD status for remote firmware updates. Use Value: Ensures reliable brown-out-free operation during RF transmission bursts, preventing data corruption. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-output buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65217CIRSLR | Integrated fuel gauge, LDOs, and battery charger; lower max output current (1A/600mA/600mA); fixed 2.2MHz fSW. | Targeted at single-cell Li-ion systems needing battery management - not suitable where standalone high-current buck performance is primary. | Select when battery telemetry and charging are required alongside regulation; avoid if only clean, efficient multi-rail DC/DC is needed. |
| ISL95210IRZ | Two 3A bucks + one 1.5A buck; no EN-pin programming; uses I2C for VOUT setting; larger 5mm×5mm QFN. | Designed for notebook CPU/GPU VRMs - includes phase interleaving and telemetry, but lacks slave-mode flexibility. | Choose for high-current, digitally controlled applications with host processor coordination; not optimal for compact, pin-programmed portable designs. |
Compared with TPS65217CIRSLR and ISL95210IRZ, the LTC3569IUD#TRPBF offers unique EN-pin-based analog voltage programming, true slave-mode parallel operation without I2C, and smallest footprint (3mm×3mm), making it ideal for space- and cost-sensitive portable electronics where digital control adds unnecessary complexity.
Availability
LTC3569IUD#TRPBF is available at Aetrix Electronics and suitable for mobile application processor power, multi-rail FPGA supply, portable medical sensor hubs, industrial IoT edge nodes, and battery-powered instrumentation requiring stable component supply across production lifecycles.
Supply support for LTC3569IUD#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its precision analog and power management portfolio with rigorous automotive and industrial qualification standards.
The LTC3569 belongs to Linear's high-efficiency monolithic DC/DC regulator family, designed specifically for portable and battery-operated systems demanding compact size, low quiescent current, and flexible multi-rail power architecture.
FAQ
What is the maximum output current capability of each buck regulator in LTC3569IUD#TRPBF?
The LTC3569IUD#TRPBF provides 1.2A from Buck1 (SW1/PVIN1 path), and 600mA each from Buck2 (SW2/PVIN2) and Buck3 (SW3/PVIN3). When configured in slave mode - e.g., FB2 pulled to SVIN - Buck2's switch follows Buck1, enabling combined 1.8A output using a single inductor and output capacitor. Peak inductor current limits are 2.0A (Buck1) and 1.0A (Buck2/Buck3) under typical conditions.
How does the EN pin programming work for LTC3569IUD#TRPBF feedback voltage?
Each EN pin (EN1/EN2/EN3) serves as both enable input and reference programming interface. Toggling the pin high-to-low up to 15 times decrements an internal DAC counter, lowering the feedback reference from 0.800V to 0.425V in precise 25mV steps. A high pulse longer than 125µs latches the value; holding low >170µs resets to full scale. This eliminates external DACs or resistor networks for output voltage configuration in LTC3569IUD#TRPBF designs.
Can LTC3569IUD#TRPBF operate in dropout mode, and what happens to regulation?
Yes, LTC3569IUD#TRPBF supports 100% duty cycle operation. As VIN approaches VOUT, the controller increases duty cycle until the P-channel switch remains continuously on. Output voltage then equals VIN minus the RDS(ON) drop (195mΩ typical for Buck1) and inductor DCR - resulting in low-dropout behavior with minimal regulation error. UVLO remains active at 2.5V, ensuring controlled shutdown before unstable operation occurs.
What thermal considerations apply to LTC3569IUD#TRPBF in the 3mm×3mm QFN package?
The LTC3569IUD#TRPBF in the UD package has θJA = 68°C/W. To maintain TJ ≤ 125°C at full load, the PCB must include a minimum 200mm² exposed copper pad connected to ≥4 thermal vias (0.3mm diameter) to internal ground planes. Junction temperature exceeds 150°C triggers thermal shutdown, disabling all switches and initiating automatic recovery once die cools below 125°C - a feature validated in LTC3569IUD#TRPBF production testing.
Does LTC3569IUD#TRPBF support external clock synchronization, and what are the timing requirements?
Yes, LTC3569IUD#TRPBF supports external synchronization via the MODE pin. An external logic-level clock (1.2–3MHz) must drive MODE with minimum high/low pulse widths of 100ns. Synchronization forces pulse-skipping mode and disables Burst Mode. The internal oscillator locks within one cycle; no additional PLL lock time or configuration registers are involved - simplifying timing-critical system-level clock domain alignment for LTC3569IUD#TRPBF deployments.
LTC3569IUD#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 20-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 3
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.425V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 600mA, 1.2A
- Frequency - Switching:
- 2.25MHz, 1MHz ~ 3MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-QFN (3x3)
LTC3569IUD#TRPBF FAQ
1.How can I place an order for LTC3569IUD#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3569IUD#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3569IUD#TRPBF reliable?
The price and inventory of LTC3569IUD#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3569IUD#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC3569IUD#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3569IUD#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3569IUD#TRPBF?
LTC3569IUD#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3569IUD#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3569IUD#TRPBF?
For technical support, including LTC3569IUD#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3569IUD#TRPBF requirements.
6.How does Aetrix verify that LTC3569IUD#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC3569IUD#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3569IUD#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC3569IUD#TRPBF?
All LTC3569IUD#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3569IUD#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3569IUD#TRPBF part is unused and in its original packaging.
Return procedure for LTC3569IUD#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3569IUD#TRPBF Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
