Analog Devices Inc. LTC3609EWKG#PBF
- Part No.:
- LTC3609EWKG#PBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- 52-VFQFN Exposed Pad
- Datasheet:
-
LTC3609EWKG#PBF.pdf
- Description:
- IC REG BUCK ADJ 6A 52QFN
- Quantity:
- Payment:

- Shipping:

Inventory:168
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3609EWKG#PBF from Analog Devices (formerly Linear Technology) is a 32V input, 6A monolithic synchronous step-down DC/DC converter with valley current mode control, ±1% 0.6V reference, and programmable soft-start. It delivers regulated output from 4V–32V input, supports forced continuous or discontinuous operation, and integrates dual N-channel MOSFETs for high efficiency in point-of-load applications such as FPGA core supplies.
For engineers reviewing the LTC3609EWKG#PBF datasheet, LTC3609EWKG#PBF pinout, LTC3609EWKG#PBF application, or LTC3609EWKG#PBF equivalent, key selection criteria include its 100ns minimum on-time, adjustable current limit via VRNG, power-good monitoring, and 7mm × 8mm 52-pin QFN package optimized for high step-down ratios and fast transient response.
Technical Context
The LTC3609EWKG#PBF employs a constant on-time, valley current mode architecture with internal top/bottom N-MOSFETs (18mΩ/13mΩ RDS(ON)). Its one-shot timer sets tON based on ION current and VON voltage, enabling stable frequency across input/output variations. The error amplifier adjusts ITH (0–2.4V) to regulate valley current against VFB feedback referenced to 0.6V.
Fault protection includes foldback current limiting (adjustable 4–14A valley current), output overvoltage detection (±10% window), and latch-off shutdown triggered by RUN/SS pin. Power sequencing is managed via external soft-start capacitor on RUN/SS, while EXTVCC switchover (4.7V threshold) allows efficient auxiliary supply integration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4V to 32V (36V absolute max); enables direct regulation from 12V/24V industrial rails without pre-regulation. |
| Output Current | Up to 6A continuous; supported by integrated 18mΩ/13mΩ MOSFETs and thermal design of 7mm×8mm QFN package. |
| Feedback Reference | ±1% 0.6V over –40°C to 125°C; ensures precise output voltage setting (e.g., 1.2V @ R2/R1 = 1) with minimal drift. |
| Min On-Time | ≤100ns; permits high step-down ratios (e.g., 24V→1.2V at 500kHz) without pulse-skipping instability. |
| Power Good Output | Open-drain PGOOD with ±10% VOUT window and hysteresis; provides reliable system-level power sequencing and fault indication. |
| Shutdown IQ | 15µA; enables ultra-low quiescent operation during standby in battery-backed or energy-sensitive systems. |
| Operating Frequency | Adjustable via external RON on ION pin; maintains ~constant frequency across VIN/VOUT with VON compensation. |
Pinout & Package
Package: 52-lead 7mm × 8mm plastic QFN with exposed thermal pad (WKG). Pin pitch: 0.5mm. Thermal resistance θJA = 29°C/W (JEDEC standard board).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PVIN (Pins 1–7, 48–53) | Main input power supply connection | Distributed high-current input path; requires low-ESR CIN decoupling directly to PGND for RMS current handling. |
| SW (Pins 8, 33, 41–47, 55) | Switch node | Connects to inductor and bootstrap capacitor (–) terminal; high dv/dt node requiring tight layout and ground shielding. |
| PGND (Pins 34–40) | Power ground return | Low-impedance return for MOSFETs and input/output capacitors; must be connected to SGND at single point near IC. |
| SGND (Pins 10, 14, 15, 20, 26, 27, 54) | Signal ground reference | Reference for VFB, ITH, RUN/SS, and compensation network; isolated from PGND except at designated star point. |
| VFB (Pin 23) | Error amplifier feedback input | Senses output via resistive divider; trace must avoid SW/PVIN noise; 0.6V reference sets VOUT = 0.6V × (1 + R2/R1). |
| ITH (Pin 18) | Current threshold & compensation node | Controls valley current limit (0–2.4V range); also used for loop compensation; sensitive to noise and layout parasitics. |
| RUN/SS (Pin 12) | Enable and soft-start control | 1.2µA internal charge current ramps external CSS; 1.5V threshold initiates switching; <0.8V forces shutdown. |
| VRNG (Pin 17) | Valley current limit range | 0.7V–1.2V input adjusts max valley current from 9A to 14A; tied to ground for default 9A limit (typical 6A output). |
| PGOOD (Pin 16) | Power-good status indicator | Open-drain output pulled low when VOUT deviates >±10% from regulation; requires external pull-up for logic interfacing. |
| ION (Pin 22) | On-time current programming | Resistor from VIN sets tON; determines switching frequency and enables VIN-compensated constant-frequency operation. |
Key Features
| Feature | Design Value |
|---|---|
| True valley current mode control | Enables stable operation at very low duty cycles (<5%) and fast load transient recovery without external slope compensation. |
| Programmable valley current limit | Adjustable 4–14A via VRNG pin voltage (0.7–1.2V), allowing precise overcurrent protection tuning for different output stages. |
| Stable with ceramic output capacitors | No ESR requirement simplifies filtering design; supports low-ESR MLCC arrays for compact, high-reliability output staging. |
| Integrated power MOSFETs | Eliminates external Schottky diode and gate drivers; reduces BOM count and PCB area while improving efficiency at 6A loads. |
| EXTVCC switchover capability | Automatically switches INTVCC supply from internal LDO to external 4.7–7V source, reducing power loss and heat generation. |
| Discontinuous/continuous mode selection | FCB pin selects light-load behavior: discontinuous mode maximizes efficiency; forced continuous minimizes EMI and output ripple. |
Applications
| FPGA Core Supply | Industrial PLC I/O Module |
|---|---|
|
Use Scenario: Providing tightly regulated 1.2V/1.8V core voltage to Xilinx Artix-7 or Intel Cyclone V FPGA under dynamic load steps up to 5A/µs. IC Role / Device Role / Timing Role: Primary point-of-load regulator with fast transient response (≤20µs recovery) and ±1% output accuracy. Use Value: Maintains FPGA timing margins during burst-mode processing; eliminates need for external current-sense resistor or compensation components. |
Use Scenario: Generating 3.3V/5V rail for analog sensor interfaces and digital I/O in DIN-rail mounted programmable logic controllers. IC Role / Device Role / Timing Role: High-reliability buck converter operating from 24V DC field bus with wide temperature tolerance (–40°C to 125°C). Use Value: Delivers 6A peak current with built-in overvoltage/short-circuit protection; withstands 36V transients per EN 61000-4-5. |
| Medical Imaging Power Subsystem | Automotive ADAS Camera Module |
|
Use Scenario: Supplying 2.5V/3.3V to CCD/CMOS image sensors and ADCs in portable ultrasound devices with strict EMI limits. IC Role / Device Role / Timing Role: Low-noise synchronous buck with selectable DCM/CCM mode and 52-pin QFN for optimal thermal management. Use Value: Reduces conducted emissions via forced continuous mode; meets IEC 60601-1 leakage and immunity requirements. |
Use Scenario: Regulating 1.2V core and 1.8V I/O for NVIDIA DRIVE Orin SoC in automotive surround-view camera ECUs. IC Role / Device Role / Timing Role: AEC-Q200 qualified (LTC3609IWKG variant); supports 4V cold-crank start and 32V load-dump survival. Use Value: Enables single-stage conversion from 12V battery; programmable soft-start prevents inrush current during ignition sequence. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPQ4436GL-AEC1-Z | 4.5–60V input, 6A, fixed 500kHz freq, no VRNG/ITH pins, AEC-Q200 qualified | Lacks programmable current limit and valley current monitoring; simpler layout but less flexible for precision current limiting | Prefer for automotive front-end supplies where AEC-Q200 compliance is mandatory and current limit tuning is unnecessary |
| TPS546B24RVFT | 4–18V input, 10A, PMBus interface, integrated telemetry, 3.5mm × 3.5mm QFN | Higher integration with digital control and telemetry; narrower VIN range excludes 24V/32V industrial use cases | Choose when digital configuration, margining, and real-time telemetry are required in server or telecom POL applications |
Compared with MPQ4436GL-AEC1-Z and TPS546B24RVFT, the LTC3609EWKG#PBF offers unique analog programmability (VRNG, ITH, VON, ION) for custom current limiting, frequency stabilization, and transient optimization - critical for high-reliability industrial and medical designs where deterministic analog behavior outweighs digital convenience.
Availability
LTC3609EWKG#PBF is available at Aetrix Electronics and suitable for FPGA core supplies, industrial PLC I/O modules, and medical imaging subsystems requiring stable component supply, long-term lifecycle support, and guaranteed parametric performance across –40°C to 125°C.
Supply support for LTC3609EWKG#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and power management semiconductors, serving industrial, automotive, communications, and healthcare markets.
The LTC3609EWKG#PBF belongs to Linear's high-voltage monolithic buck converter family, designed specifically for demanding point-of-load applications requiring wide input range, high current density, and robust fault protection in compact footprints.
FAQ
What is the maximum input voltage rating for the LTC3609EWKG#PBF?
The LTC3609EWKG#PBF has an absolute maximum input voltage rating of 36V across PVIN, SVIN, and ION pins. Its operational input range is specified from 4V to 32V, making it suitable for 24V industrial buses and 12V automotive systems with transient tolerance. Exceeding 36V risks permanent damage per Absolute Maximum Ratings.
How does the VRNG pin affect current limiting in the LTC3609EWKG#PBF?
The VRNG pin on the LTC3609EWKG#PBF sets the maximum valley current limit between 4A and 14A by applying 0.7V–1.2V. At 0.7V (default when grounded), typical valley current is 9A, supporting ~6A output. Increasing VRNG raises the limit linearly, enabling higher peak currents for pulsed loads while maintaining thermal safety within the 7mm × 8mm QFN package.
Can the LTC3609EWKG#PBF operate with ceramic output capacitors only?
Yes, the LTC3609EWKG#PBF is explicitly characterized and stabilized with ceramic output capacitors (COUT), eliminating ESR dependency. This allows compact, low-profile designs using X5R/X7R MLCC arrays - critical for space-constrained applications like camera modules and portable medical devices where tantalum or polymer capacitors are undesirable.
What is the purpose of the ION pin on the LTC3609EWKG#PBF?
The ION pin on the LTC3609EWKG#PBF programs the one-shot timer current that determines on-time (tON) and thus switching frequency. A resistor from VIN to ION sets tON ≈ 10pF × VVON/IION, enabling VIN-compensated constant frequency operation. This avoids frequency droop at low input voltages and supports predictable EMI filter design.
Does the LTC3609EWKG#PBF support power sequencing with other regulators?
Yes, the LTC3609EWKG#PBF supports precise power sequencing via its RUN/SS pin. An external capacitor sets soft-start ramp time (~3s/µF), while the open-drain PGOOD output signals regulation status. These features allow coordinated startup/shutdown with other rails - essential for FPGA, ASIC, and multi-rail processor systems requiring strict voltage ordering.
LTC3609EWKG#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 52-VFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4V
- Voltage - Input (Max):
- 32V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 32V
- Current - Output:
- 6A
- Frequency - Switching:
- -
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 52-QFN-Multipad (7x8)
LTC3609EWKG#PBF FAQ
1.How can I place an order for LTC3609EWKG#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3609EWKG#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3609EWKG#PBF reliable?
The price and inventory of LTC3609EWKG#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3609EWKG#PBF is usually 5 days.
3.What payment methods are accepted for LTC3609EWKG#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3609EWKG#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3609EWKG#PBF?
LTC3609EWKG#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3609EWKG#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3609EWKG#PBF?
For technical support, including LTC3609EWKG#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3609EWKG#PBF requirements.
6.How does Aetrix verify that LTC3609EWKG#PBF is sourced from the original manufacturer or authorized distributors?
All LTC3609EWKG#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3609EWKG#PBF meets industry standards.
7.What is the process for return or replacement of LTC3609EWKG#PBF?
All LTC3609EWKG#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3609EWKG#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3609EWKG#PBF part is unused and in its original packaging.
Return procedure for LTC3609EWKG#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3609EWKG#PBF Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

