My Inquiry
My Account
Analog Devices Inc. LTC3615EFE-1#PBF
- Part No.:
- LTC3615EFE-1#PBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- 24-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Datasheet:
-
LTC3615EFE-1#PBF.pdf
- Description:
- IC REG BUCK ADJ 3A DL 24TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,810
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3615EFE-1#PBF from Analog Devices (formerly Linear Technology) is a dual-channel, synchronous step-down DC/DC converter IC with 3A per channel output capability, operating at up to 4MHz switching frequency and supporting 140°/180° inter-channel phase shift. It features ±1% output voltage accuracy, 0.6V minimum output, and 100% duty cycle low-dropout operation. Designed for single Li-Ion battery-powered systems, it delivers high efficiency (up to 94%) in portable computing and DDR memory termination applications.
For engineers reviewing the LTC3615EFE-1#PBF datasheet, LTC3615EFE-1#PBF pinout, LTC3615EFE-1#PBF application, or LTC3615EFE-1#PBF equivalent, key selection considerations include its fixed 140°/180° phase shift configuration (vs. 0°/90°/180° in LTC3615), Burst Mode® quiescent current of 130µA, programmable slew rate via SRLIM, and compatibility with external synchronization up to 4MHz.
Technical Context
The LTC3615EFE-1#PBF implements a current-mode, constant-frequency control architecture with independent error amplifiers (ITH1/ITH2) and shared clock/phase logic. Its dual 3A channels support selectable 140° or 180° phase shift-enabling reduced input ripple in dual-output configurations or combined 6A single-output operation with minimized output voltage ripple.
It integrates synchronous P-channel and N-channel MOSFETs (75mΩ top / 55mΩ bottom RDS(ON) at 3.3V), supports internal or external compensation, and offers three operating modes (Burst, Pulse-Skipping, Forced Continuous) selected via the MODE pin. The device includes active voltage positioning (AVP), accurate start-up tracking, and DDR memory mode with ±1.5A sinking capability when SRLIM = SVIN.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.25V to 5.5V - enables direct use with single-cell Li-Ion batteries without pre-regulation. |
| Output Current per Channel | 3A continuous - supports high-current point-of-load regulation for processors and memory rails. |
| Switching Frequency | Up to 4MHz - allows use of compact 0.47µH inductors and reduces solution footprint. |
| Phase Shift Options | 140° or 180° - minimizes input capacitor RMS current and output voltage ripple in dual-channel operation. |
| Quiescent Current (Burst Mode) | 130µA - extends battery life in always-on portable systems with light-load standby requirements. |
| Output Voltage Accuracy | ±1% over temperature - ensures stable core voltage for sensitive digital loads like DDR interfaces. |
| Shutdown Current | ≤1µA - enables ultra-low-power system-level power gating. |
Pinout & Package
Package: 24-pin thermally enhanced plastic TSSOP (FE package), 4mm × 6.5mm body, exposed PGND pad (Pin 25) requiring PCB soldering for thermal and electrical performance (θJA = 33°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PHASE (Pin 1) | Phase shift selection input | Configures inter-channel timing: SGND = 140°, SVIN = 180° - no 0°/90° option (LTC3615-1 specific). |
| VFB1/VFB2 (Pins 2,5) | Feedback input for Channel 1/2 | Monitors output voltage via resistor divider; reference = 0.6V ±1% - sets regulated output level. |
| SW1/SW2 (Pins 16–17, 8–9) | Switching node outputs | Connects to external inductors; integrates synchronous MOSFETs - eliminates need for external catch diodes. |
| PGOOD1/PGOOD2 (Pins 15,13) | Open-drain power-good indicators | Assert low if output deviates >±7.5% from setpoint or RUNx is inactive - enables system sequencing and fault detection. |
| SRLIM (Pin 14) | Slew rate and DDR mode control | Tied to SVIN enables DDR sinking (±1.5A) and maximum slew rate; resistor-to-SGND adjusts EMI reduction. |
| RUN1/RUN2 (Pins 11,10) | Channel enable inputs | Logic-high (>1V) enables respective channel; both low forces full shutdown (<1µA IQ). |
| RT/SYNC (Pin 12) | Oscillator frequency control | Resistor-to-GND sets fSW (400kHz–4MHz); driven by external clock synchronizes switching - critical for noise-sensitive systems. |
| MODE (Pin 24) | Operating mode selector | SGND = Burst Mode (130µA IQ), SVIN = Pulse-Skipping, 1.1V–0.58×SVIN = Forced Continuous - determines light-load efficiency vs. ripple trade-off. |
Key Features
| Feature | Design Value |
|---|---|
| Dual 3A synchronous buck topology | Integrates matched P/N-MOSFETs per channel - eliminates external diodes, reduces BOM count and board area. |
| 140°/180° phase shift (LTC3615-1 only) | Reduces input capacitor RMS current by ~30% vs. in-phase operation - lowers required capacitance and improves reliability. |
| Programmable slew rate limiting | Adjusts SW pin edge rates via SRLIM resistor - directly suppresses high-frequency EMI without sacrificing efficiency. |
| DDR memory termination mode | Enables ±1.5A bidirectional current sourcing/sinking when SRLIM = SVIN - meets JEDEC DDR3/DDR4 VTT rail requirements. |
| Accurate start-up tracking | TRACK/SS pins allow controlled ramp-up of multiple rails - prevents latch-up and ensures proper power sequencing in multi-rail systems. |
Applications
| Point-of-Load Regulation | Portable Computing Power |
|---|---|
Use Scenario: Regulating core voltage for low-power microcontrollers or FPGAs in space-constrained IoT edge nodes. IC Role / Device Role / Timing Role: Dual-channel buck controller delivering 1.8V/3A and 2.5V/3A simultaneously with tight load transient response. Use Value: 94% peak efficiency and 130µA Burst Mode current extend battery runtime while maintaining <1% output accuracy under dynamic loads. | Use Scenario: Powering CPU I/O and memory subsystems in ultrabooks and tablets using single-cell Li-Ion (2.7–4.2V). IC Role / Device Role / Timing Role: Primary DC/DC converter providing 1.2V core, 1.8V I/O, and 2.5V memory rails with coordinated soft-start and power-good signaling. Use Value: 100% duty cycle operation sustains regulation down to 2.25V input - maximizes usable battery capacity before brownout. |
| DDR Memory Termination | Industrial Distributed Power |
Use Scenario: Generating VTT termination supply for DDR3/DDR4 SDRAM modules in embedded controllers and networking equipment. IC Role / Device Role / Timing Role: Configured in DDR mode (SRLIM = SVIN) to source/sink ±1.5A with fast transient recovery during data bursts. Use Value: Eliminates need for discrete op-amp + MOSFET VTT solutions - reduces component count, layout complexity, and cost. | Use Scenario: Providing isolated, tightly regulated 3.3V and 5V rails in industrial PLCs and sensor hubs with wide ambient temperature range (-40°C to 125°C). IC Role / Device Role / Timing Role: Dual-output regulator operating in Forced Continuous Mode to ensure low-noise, ripple-free supplies for analog signal chains. Use Value: ±1% output accuracy and internal AVP compensation maintain stability across temperature and line/load variations - avoids recalibration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC3615EUF-1#PBF | Same electrical specs; 4mm × 4mm QFN-24 package with lower θJA (37°C/W) and improved thermal performance. | Better suited for high-power-density designs where board space and thermal management are critical. | Select for compact layouts requiring superior heat dissipation; requires rework of land pattern and stencil. |
| TPS543320RGLT | TI dual 3A buck with 2.2MHz fixed frequency, no programmable phase shift, and different pinout (20-pin QFN). | Lacks 140°/180° phase option and DDR sinking mode; supports only Pulse-Skipping and Forced Continuous modes. | Choose when fixed-frequency simplicity and TI ecosystem support outweigh need for phase optimization and DDR compliance. |
Compared with LTC3615EFE-1#PBF, the QFN variant offers better thermal handling in dense layouts, while the TPS543320 provides TI-specific toolchain integration but sacrifices phase flexibility and DDR functionality - making LTC3615EFE-1#PBF optimal for noise-sensitive, battery-critical, or DDR-compliant designs.
Availability
LTC3615EFE-1#PBF is available at Aetrix Electronics and suitable for portable computing power, DDR memory termination, and industrial distributed power applications requiring stable component supply, long-term lifecycle support, and guaranteed -40°C to +125°C operation.
Supply support for LTC3615EFE-1#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its precision analog and power management portfolio with rigorous automotive and industrial qualification standards.
The LTC3615EFE-1#PBF belongs to Linear's high-efficiency monolithic DC/DC converter family, designed specifically for battery-powered and space-constrained applications demanding dual-rail regulation, low quiescent current, and robust transient performance.
FAQ
What is the key functional difference between LTC3615EFE-1#PBF and LTC3615EFE#PBF?
The LTC3615EFE-1#PBF implements fixed 140°/180° inter-channel phase shift, whereas the LTC3615EFE#PBF supports 0°/90°/180° selection via the PHASE pin. This makes LTC3615EFE-1#PBF optimized for applications prioritizing input ripple reduction over flexible sequencing, such as compact dual-rail systems where 140° phase provides optimal RMS current cancellation. Both share identical electrical specs, package, and temperature range.
Does LTC3615EFE-1#PBF support DDR memory termination with sinking current?
Yes, LTC3615EFE-1#PBF supports DDR memory termination with ±1.5A bidirectional current capability. When the SRLIM pin is tied to SVIN, the device enters DDR mode and enables sinking operation - essential for meeting JEDEC VTT rail requirements in DDR3/DDR4 systems. This function is confirmed in the Applications Information section and Electrical Characteristics table (Bottom Switch Current Limit).
What is the minimum output voltage achievable with LTC3615EFE-1#PBF?
The LTC3615EFE-1#PBF supports output voltages down to 0.6V, set by the internal 0.6V feedback reference voltage (VFB) and external resistor divider on VFB1/VFB2 pins. The ±1% accuracy specification applies across this range, enabling precise regulation for modern low-voltage cores and I/O rails. No external reference or mode configuration is required to achieve 0.6V.
How does the PHASE pin configure timing in LTC3615EFE-1#PBF?
In LTC3615EFE-1#PBF, the PHASE pin selects between two fixed phase relationships: tying PHASE to SGND configures 140° shift, while tying it to SVIN selects 180° shift. Unlike the base LTC3615, it does not support 0° or 90°. This binary selection simplifies design for applications where 140° provides optimal input ripple cancellation in dual-output configurations.
Can LTC3615EFE-1#PBF operate with input voltage below 2.25V?
No, LTC3615EFE-1#PBF has a specified minimum input voltage of 2.25V per Absolute Maximum Ratings and Electrical Characteristics. Operation below this threshold risks undervoltage lockout activation (VUVLO ramp-down = 1.7V), causing unregulated output or shutdown. For sub-2.25V battery operation, a different regulator with wider VIN range must be selected.
LTC3615EFE-1#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 2.25V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 3A
- Frequency - Switching:
- 400kHz ~ 4MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-TSSOP
LTC3615EFE-1#PBF FAQ
1.How can I place an order for LTC3615EFE-1#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3615EFE-1#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3615EFE-1#PBF reliable?
The price and inventory of LTC3615EFE-1#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3615EFE-1#PBF is usually 5 days.
3.What payment methods are accepted for LTC3615EFE-1#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3615EFE-1#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3615EFE-1#PBF?
LTC3615EFE-1#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3615EFE-1#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3615EFE-1#PBF?
For technical support, including LTC3615EFE-1#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3615EFE-1#PBF requirements.
6.How does Aetrix verify that LTC3615EFE-1#PBF is sourced from the original manufacturer or authorized distributors?
All LTC3615EFE-1#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3615EFE-1#PBF meets industry standards.
7.What is the process for return or replacement of LTC3615EFE-1#PBF?
All LTC3615EFE-1#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3615EFE-1#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3615EFE-1#PBF part is unused and in its original packaging.
Return procedure for LTC3615EFE-1#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3615EFE-1#PBF Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
