My Inquiry
My Account
Analog Devices Inc. LTC3615EUF-1#TRPBF
- Part No.:
- LTC3615EUF-1#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- 24-WFQFN Exposed Pad
- Datasheet:
-
LTC3615EUF-1#TRPBF.pdf
- Description:
- IC REG BUCK ADJ 3A DL 24QFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,054
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3615EUF-1#TRPBF from Analog Devices (formerly Linear Technology) is a dual-channel, synchronous step-down DC/DC converter IC with 3A per channel output capability, operating up to 4MHz switching frequency and supporting 140°/180° inter-channel phase shift. It features ±1% output voltage accuracy, 0.6V minimum output, and 100% duty cycle low-dropout operation for battery-powered systems. It is used in point-of-load regulation for DDR memory and portable computing power rails.
For engineers reviewing the LTC3615EUF-1#TRPBF datasheet, LTC3615EUF-1#TRPBF pinout, LTC3615EUF-1#TRPBF application, or LTC3615EUF-1#TRPBF equivalent, key selection criteria include dual 3A current capability, programmable phase shift (140°/180°), Burst Mode® quiescent current of 130µA, 2.25V–5.5V input range, and QFN-24 (4mm × 4mm) thermal performance with exposed PGND pad.
Technical Context
The LTC3615EUF-1#TRPBF implements a current-mode, constant-frequency architecture with independent control loops per channel, sharing reference and clock circuits for tight channel matching. Its dual-phase operation supports 140° or 180° phase shift-selected via the PHASE pin-to reduce input ripple in dual-output configurations or enable single 6A output with interleaved timing.
It integrates synchronous P-channel and N-channel MOSFETs (75mΩ top / 55mΩ bottom RDS(ON) at 3.3V), eliminating external catch diodes. Operation modes-Burst Mode®, pulse-skipping, and forced continuous-are selected via the MODE pin, with AVP support and external/programmable soft-start via TRACK/SS pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.25V to 5.5V - supports single-cell Li-ion and regulated intermediate rails without external LDO pre-regulation. |
| Output Current per Channel | 3A continuous - enables compact dual-rail PoL supplies for processors, FPGAs, or DDR termination without parallel ICs. |
| Switching Frequency | Up to 4MHz - allows use of sub-1µH inductors (e.g., 0.47µH) and reduces solution footprint and EMI filter size. |
| Phase Shift Options | 140° or 180° - minimizes input capacitor RMS current and output voltage ripple in dual-channel or combined 6A mode. |
| Quiescent Current (Burst Mode) | 130µA - extends battery life in standby states while maintaining regulated outputs without external supervision. |
| Output Voltage Accuracy | ±1% over temperature - ensures stable core/IO rail compliance for DDR3/DDR4 memory and logic devices. |
| Shutdown Current | ≤1µA - enables deep-sleep system states with negligible battery drain during extended idle periods. |
Pinout & Package
Package: 24-pin (4mm × 4mm) plastic QFN (UF package) with exposed PGND thermal pad (Pin 25). Requires soldering of exposed pad to PCB for thermal and electrical integrity (θJA = 37°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SW1 / SW2 | Channel 1 / 2 switching node | Connects to inductor; drives internal synchronous MOSFETs; high dv/dt node requiring careful layout and ground stitching. |
| VFB1 / VFB2 | Feedback input (channel 1 / 2) | Monitors output via resistor divider; references internal 0.6V bandgap; enables precise output regulation down to 0.6V. |
| ITH1 / ITH2 | Error amplifier compensation node | Controls peak inductor current; ties to SVIN for AVP mode or external RC for custom loop response and stability. |
| RUN1 / RUN2 | Enable inputs (channel 1 / 2) | Active-high logic; <0.4V disables channel, >1V enables; both low shuts down entire IC with ≤1µA supply current. |
| PHASE | Inter-channel phase select | Tied to SGND → 140°; tied to SVIN → 180°; enables ripple reduction in dual-output or high-current single-output configurations. |
| SRLIM | Slew rate limit / DDR mode control | Tied to SVIN → enables DDR memory sinking mode (±1.5A); resistor-to-SGND adjusts switch edge rate to balance EMI vs efficiency. |
| RT/SYNC | Oscillator frequency control | Resistor-to-GND sets fSW (400kHz–4MHz); driven by external clock ≤4MHz; tied to SVIN → 2.25MHz default. |
| TRACK/SS1 / TRACK/SS2 | Soft-start / tracking input (channel 1 / 2) | Enables internal fixed-time soft-start, external RC-controlled ramp, or voltage-tracking of another supply for sequencing. |
| PGOOD1 / PGOOD2 | Power-good open-drain outputs | Assert low if output deviates >±7.5% from setpoint or RUNx is inactive; requires external pull-up for system monitoring. |
| PVIN1 / PVIN2 | Channel 1 / 2 power input | Independent high-side MOSFET source connections; may be tied to same or lower voltage than SVIN for flexible rail partitioning. |
| SVIN | Signal input supply | Powers internal bias circuitry; monitored for UVLO (2.25V turn-on); must be stable before RUNx assertion. |
| SGND | Signal ground reference | Reference for feedback, compensation, and control pins; must connect to PGND at single point to avoid noise coupling. |
| PGND (Pin 25) | Power ground | Common source node for bottom N-MOSFETs; exposed pad must be soldered to large PCB copper area for thermal dissipation. |
Key Features
| Feature | Design Value |
|---|---|
| Dual 3A synchronous buck channels | Eliminates external diodes and reduces BOM count; achieves up to 94% efficiency at 3A with 3.3V input/1.8V output. |
| 140°/180° selectable phase shift | Reduces input capacitor RMS current by up to 40% in dual-channel mode; enables clean 6A interleaved output without doubling input capacitance. |
| Burst Mode® operation (130µA IQ) | Maintains regulation at light loads while minimizing switching losses-critical for battery runtime in handheld and IoT devices. |
| Programmable slew rate limiting | Adjusts SW1/SW2 edge rates via SRLIM resistor to suppress EMI peaks without sacrificing full-load efficiency or thermal performance. |
| DDR memory termination mode | When SRLIM = SVIN, supports ±1.5A sink/source for DDR VTT rails with active voltage positioning (AVP) and fast transient response. |
| 100% duty cycle low-dropout operation | Extends usable battery voltage range down to VOUT + (ILOAD × RDS(ON)), delaying brownout in Li-ion discharge profiles. |
Applications
| Point-of-Load Regulation | Distributed Power Architecture |
|---|---|
|
Use Scenario: Providing tightly regulated 1.2V/1.8V/2.5V rails to FPGA I/O banks or microcontroller cores on dense PCBs with strict space constraints. IC Role / Device Role / Timing Role: Dual-channel synchronous buck regulator delivering 3A per rail with matched load transient response and phase-aligned switching. Use Value: Reduces total solution size by 35% versus discrete solutions; maintains ±1% output accuracy across –40°C to 125°C junction temperature. |
Use Scenario: Generating multiple isolated DC rails (e.g., 1.8V, 3.3V, 5V) from a common 12V intermediate bus in industrial gateways or telecom line cards. IC Role / Device Role / Timing Role: Primary step-down regulator with programmable RT/SYNC and phase-shifted dual outputs to minimize input filter requirements. Use Value: Enables single-stage conversion with <15mVpp output ripple at 3A; eliminates need for secondary LDOs in noise-sensitive analog sections. |
| DDR Memory Termination | Portable Computing Power |
|
Use Scenario: Supplying bidirectional ±1.5A VTT termination for DDR3/DDR4 memory subsystems requiring fast sink/source capability and AVP. IC Role / Device Role / Timing Role: DDR-optimized buck converter with SRLIM = SVIN activation, AVP-enabled ITH compensation, and 100ns PGOOD response. Use Value: Meets JEDEC DDR3/DDR4 VTT tolerance (±3%) with <50mV undershoot during 1.5A sink transients; supports AVP for dynamic margining. |
Use Scenario: Powering CPU/GPU cores and display backlight in ultra-thin laptops and 2-in-1 tablets where battery life and thermal envelope are critical. IC Role / Device Role / Timing Role: High-efficiency dual buck managing main SoC core (1.0V/3A) and GPU (0.9V/3A) rails with Burst Mode® for sleep states. Use Value: Delivers >92% efficiency at 1A load and 130µA quiescent current-extending standby time to >14 days on a 50Wh battery. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS54383RTER | Fixed 3.3V/1.8V dual outputs; no phase shift; 2.5A per channel; 1.2V minimum output; no DDR mode. | Best for cost-sensitive, fixed-voltage applications without sequencing or DDR sink requirements. | Select when output voltages are fixed and phase control or bidirectional current is unnecessary. |
| ISL95836IRZ | Supports 3-phase operation; higher 40A total current; integrated MOSFET drivers; no Burst Mode®; 2.25V–24V input. | Targeted at high-power CPU VRMs-not suitable for space-constrained portable designs. | Choose only for server/desktop VRM applications requiring >6A per rail and multi-phase control. |
Compared with TPS54383RTER and ISL95836IRZ, the LTC3615EUF-1#TRPBF uniquely balances high integration (dual 3A, phase shift, DDR mode, Burst Mode®) with ultra-small QFN-24 packaging-making it optimal for portable, battery-critical, and DDR-terminated systems where flexibility and efficiency across load ranges are essential.
Availability
LTC3615EUF-1#TRPBF is available at Aetrix Electronics and suitable for point-of-load supplies, DDR memory termination, and portable computing power rails requiring stable component supply, long-term lifecycle support, and guaranteed parametric performance across –40°C to 125°C.
Supply support for LTC3615EUF-1#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and power management semiconductors, serving precision instrumentation, communications, and industrial markets.
The LTC3615EUF-1#TRPBF belongs to Linear's µModule®-adjacent high-density power regulator family, designed specifically for space-constrained, high-efficiency DC/DC conversion in portable, DDR, and distributed power systems.
FAQ
What is the difference between LTC3615EUF-1#TRPBF and LTC3615EUF#TRPBF?
The LTC3615EUF-1#TRPBF implements 140°/180° phase shift between channels, whereas the standard LTC3615EUF#TRPBF supports 0°/90°/180°. This distinction is defined by internal logic mapping and cannot be altered by external configuration. The -1 suffix denotes the specific phase-shift variant optimized for reduced input ripple in dual-output or high-current interleaved applications. Both share identical pinout, package, and all other electrical specifications.
Does LTC3615EUF-1#TRPBF support DDR memory VTT termination with sinking capability?
Yes. When the SRLIM pin is tied to SVIN, the LTC3615EUF-1#TRPBF enters DDR mode and supports ±1.5A output current per channel-including active sinking-required for DDR3/DDR4 VTT termination. This mode also enables Active Voltage Positioning (AVP) via ITH pin connection to SVIN, allowing dynamic adjustment of output voltage based on load current for improved power efficiency.
What is the minimum output voltage achievable with LTC3615EUF-1#TRPBF?
The LTC3615EUF-1#TRPBF supports output voltages down to 0.6V, set by the internal 0.6V feedback reference voltage and external resistor divider on the VFB1/VFB2 pins. This is confirmed in the Electrical Characteristics table (VFB = 0.592V to 0.612V) and applies across the full –40°C to 125°C operating junction temperature range for the E-grade part.
Can LTC3615EUF-1#TRPBF operate with input voltage equal to output voltage?
Yes. The LTC3615EUF-1#TRPBF supports 100% duty cycle operation, enabling low-dropout regulation where input voltage approaches or equals output voltage. This extends usable battery voltage range in Li-ion systems-for example, maintaining 1.8V output down to ~1.85V input under 3A load-without requiring external linear regulators or complex power-path management.
What thermal considerations apply to the exposed pad (Pin 25) of LTC3615EUF-1#TRPBF?
The exposed PGND pad (Pin 25) of the LTC3615EUF-1#TRPBF must be soldered to a thermally robust PCB copper area to achieve rated θJA = 37°C/W. Insufficient thermal vias or inadequate copper will cause junction temperature rise, potentially triggering overtemperature protection above 150°C. Analog Devices recommends ≥9 thermal vias (0.3mm diameter) connecting the pad directly to inner-layer ground planes for reliable 3A-per-channel operation.
LTC3615EUF-1#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 2.25V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 3A
- Frequency - Switching:
- 400kHz ~ 4MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-QFN (4x4)
LTC3615EUF-1#TRPBF FAQ
1.How can I place an order for LTC3615EUF-1#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3615EUF-1#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3615EUF-1#TRPBF reliable?
The price and inventory of LTC3615EUF-1#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3615EUF-1#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC3615EUF-1#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3615EUF-1#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3615EUF-1#TRPBF?
LTC3615EUF-1#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3615EUF-1#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3615EUF-1#TRPBF?
For technical support, including LTC3615EUF-1#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3615EUF-1#TRPBF requirements.
6.How does Aetrix verify that LTC3615EUF-1#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC3615EUF-1#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3615EUF-1#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC3615EUF-1#TRPBF?
All LTC3615EUF-1#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3615EUF-1#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3615EUF-1#TRPBF part is unused and in its original packaging.
Return procedure for LTC3615EUF-1#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3615EUF-1#TRPBF Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
