My Inquiry
My Account
Analog Devices Inc. LTC3633AEFE-1#PBF
- Part No.:
- LTC3633AEFE-1#PBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- 28-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Datasheet:
-
LTC3633AEFE-1#PBF.pdf
- Description:
- IC REG BUCK ADJ 3A DL 28TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:856
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3633AEFE-1#PBF from Analog Devices (formerly Linear Technology) is a dual-channel monolithic synchronous step-down regulator delivering 3A per channel across 3.6V–20V input, supporting independent 1.5V–12V output ranges via VON-sense architecture. It features phase-selectable operation (0°/180°), adjustable 500kHz–4MHz switching, and integrated power-good status outputs - deployed in point-of-load power supplies for FPGA and ASIC core rails.
For engineers reviewing the LTC3633AEFE-1#PBF datasheet, LTC3633AEFE-1#PBF pinout, LTC3633AEFE-1#PBF application, or LTC3633AEFE-1#PBF equivalent, key selection criteria include its 180° interleaved phase capability for reduced input ripple, Burst Mode® vs forced continuous mode trade-offs at light load, VON1/VON2 sense range compatibility with 1.5V–12V outputs, and TSSOP-28 thermal performance (θJA = 30°C/W).
Technical Context
The LTC3633AEFE-1#PBF implements a controlled on-time, current-mode architecture with internal PLL synchronization - enabling constant-frequency operation while maintaining fast transient response across wide VIN/VOUT ratios. Its dual-channel design supports independent enable (RUN1/RUN2), feedback (VFB1/VFB2), and soft-start/tracking (TRACKSS1/TRACKSS2) control.
Phase shift is hardware-selectable via PHMODE pin (ground = in-phase, INTVCC = 180° out-of-phase), directly reducing RMS input current and relaxing input capacitor requirements. The MODE/SYNC pin serves triple function: burst/continuous mode selection, external clock synchronization, and automatic forced-continuous override when driven by an external clock signal.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3.6V to 20V - supports single-cell Li-ion stacks and standard 12V/5V intermediate bus systems. |
| Output Current per Channel | 3A continuous - sufficient for powering high-performance digital cores (e.g., ARM SoCs, FPGAs) without external MOSFETs. |
| VON Sense Range | 1.5V to 12V - enables direct regulation of DDR memory, PCIe, and I/O rails without external level-shifting circuitry. |
| Switching Frequency Range | 500kHz to 4MHz - allows optimization between small magnetics (high-freq) and efficiency (low-freq), programmable via RT resistor. |
| Efficiency | Up to 95% - achieved at full load with optimized inductor/capacitor selection; Burst Mode® extends light-load efficiency. |
| Protection Features | Short-circuit, overvoltage (VIN >22.5V), overtemperature, and power-good status - ensures robust operation in unattended embedded systems. |
| Package | 28-Lead Plastic TSSOP - surface-mount compatible with standard reflow profiles; exposed PGND pad improves thermal dissipation (θJA = 30°C/W). |
Pinout & Package
Package: 28-Lead Plastic TSSOP (4mm × 5mm footprint, exposed PGND pad). Thermal performance optimized for industrial ambient conditions (–40°C to 125°C junction).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ITH1 / ITH2 | Error amplifier output & compensation node | Direct access to control loop dynamics; connect RC network for custom stability tuning or tie to INTVCC for internal compensation. |
| VON1 / VON2 | On-time voltage reference input | Sets proportional on-time for controlled on-time operation; must be within 1.5V–12V range for LTC3633AEFE-1#PBF to maintain frequency accuracy. |
| TRACKSS1 / TRACKSS2 | Tracking/soft-start control input | Enables output voltage sequencing (e.g., VDDIO before VDDCORE) or soft-start via external capacitor; internal 1.4µA pull-up enables simple RC timing. |
| PHMODE | Phase select logic input | Ground = channels in-phase; INTVCC = 180° interleaved - critical for minimizing input ripple in dual-rail systems. |
| MODE/SYNC | Mode control & external clock input | Drives external clock → forces continuous mode + synchronizes switching; floating/INTVCC = Burst Mode®; ground = forced continuous. |
| PGOOD1 / PGOOD2 | Open-drain power-good status outputs | Assert low when VFB deviates >±8% from 0.6V reference; filtered (40µs) to reject transient-induced glitches during load steps. |
| PGND (Pin 29) | Power ground terminal | Exposed pad - must be soldered to PCB plane for thermal conduction and low-impedance return path for high di/dt switch currents. |
Key Features
| Feature | Design Value |
|---|---|
| Interleaved 180° phase operation | Reduces input RMS current by ~30%, allowing smaller input capacitors and lower supply noise in multi-rail systems. |
| Burst Mode® with <500µA quiescent current | Extends battery life in portable instruments by cutting IQ to 500µA (typ) during light-load standby - no external enable required. |
| 0.6V internal reference with ±1% tolerance | Enables precise low-voltage regulation (e.g., 0.8V, 1.0V) using standard resistor dividers - critical for modern sub-1V digital core rails. |
| External frequency synchronization | Eliminates beat frequencies in multi-converter systems (e.g., baseband + RF power stages) by locking switching edges to a master clock. |
| Integrated 2.5V/10mA and 3.3V/50mA regulators | Provides clean bias for external circuitry (e.g., ADC references, level shifters) - reduces need for discrete LDOs and associated BOM cost. |
Applications
| FPGA Core & I/O Power | Industrial PLC CPU Supply |
|---|---|
Use Scenario: Dual-rail power for Xilinx Artix-7 FPGA requiring 1.0V core and 3.3V I/O with strict sequencing. IC Role / Device Role / Timing Role: Primary DC/DC converter providing regulated, tracked outputs with soft-start and power-good handshaking to FPGA configuration logic. Use Value: Interleaved phase reduces input ripple below 50mVP-P, eliminating need for additional bulk capacitance on 12V backplane. |
Use Scenario: Ruggedized 24V-to-3.3V/5V conversion in programmable logic controller with extended temperature operation. IC Role / Device Role / Timing Role: Main point-of-load regulator supplying microcontroller, CAN transceiver, and analog front-end from shared 24V rail. Use Value: Overvoltage lockout (22.5V trip) protects against 24V supply transients; 125°C junction rating ensures reliability in enclosed cabinets. |
| Battery-Powered Test Equipment | Automotive Infotainment SoC Supply |
Use Scenario: Portable oscilloscope with Li-ion battery input (8.4V–12.6V) powering 1.2V DSP and 1.8V ADC rails. IC Role / Device Role / Timing Role: High-efficiency dual-buck regulator enabling >10-hour runtime via Burst Mode® at standby loads (<10mA). Use Value: 95% peak efficiency at 3A load minimizes thermal stress in sealed enclosure; TSSOP package fits compact 4-layer PCB layout. |
Use Scenario: Power management for Qualcomm SA8155P SoC in automotive head unit with 12V battery input and ASIL-B compliance needs. IC Role / Device Role / Timing Role: Pre-regulator supplying intermediate 5V rail to downstream PMIC, with PGOOD monitoring for system safety state reporting. Use Value: Independent RUN1/RUN2 control enables staggered power-up of SoC subsystems; thermal shutdown prevents latch-up under sustained 85°C ambient. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP8859GQ-Z | Single-channel 6A output; no phase interleaving; fixed 500kHz/1MHz/2MHz options (no RT programming); no VON-sense flexibility. | Requires two devices for dual-rail; lacks TRACKSS/soft-start sequencing; limited to 5.5V–18V input. | Select when board space permits dual ICs and fixed-frequency simplicity outweighs LTC3633AEFE-1#PBF's programmability and integration. |
| TPS544B20RMLR | Single-channel 4A; supports 4.5V–20V input; uses D-CAP2 control (no external compensation); no Burst Mode®; only one PGOOD. | Needs two units for dual-rail; no phase sync or tracking; higher light-load IQ (~1.3mA) reduces battery life. | Prefer for cost-sensitive designs where fast transient response without external compensation is prioritized over efficiency at light load. |
Compared with MP8859GQ-Z and TPS544B20RMLR, the LTC3633AEFE-1#PBF delivers true dual-channel integration with hardware-configurable phase, VON-based output flexibility, and industry-leading light-load efficiency - making it optimal for space-constrained, battery-aware, or multi-rail sequencing applications.
Availability
LTC3633AEFE-1#PBF is available at Aetrix Electronics and suitable for FPGA power delivery, industrial PLC CPU supplies, and battery-powered test equipment requiring stable component supply across extended temperature and long production lifecycles.
Supply support for LTC3633AEFE-1#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and power management semiconductors, serving precision instrumentation, industrial automation, and communications markets.
The LTC3633A family was designed specifically for high-density, multi-rail point-of-load regulation in FPGA, ASIC, and processor-based systems - emphasizing efficiency across load range, thermal robustness, and flexible sequencing control.
FAQ
What is the VON sense range for LTC3633AEFE-1#PBF, and why does it matter?
The LTC3633AEFE-1#PBF has a VON sense range of 1.5V to 12V - distinct from the standard LTC3633A (0.6V–6V). This wider range allows direct regulation of higher-voltage rails like DDR4 VDDQ (1.2V not supported), PCIe 3.3V, or industrial I/O without external level-shifting. Using a VON outside this range causes frequency deviation, so proper selection is essential for stable operation.
How does the PHMODE pin affect input capacitor sizing in LTC3633AEFE-1#PBF designs?
When PHMODE is tied to INTVCC (180° out-of-phase), LTC3633AEFE-1#PBF interleaves channel switching, reducing RMS input current by up to 30%. This directly lowers voltage ripple across input capacitors, permitting smaller ceramic values (e.g., 2×22µF instead of 4×22µF) and easing layout constraints near the VIN pins.
Can LTC3633AEFE-1#PBF operate with only one channel enabled?
Yes - LTC3633AEFE-1#PBF supports independent channel control. Tie RUN1 >1.22V and RUN2 <1.0V to enable only Channel 1; both PGOOD outputs remain functional, and unused channels draw <13µA in shutdown. No derating is required, and thermal performance improves due to reduced power dissipation.
What is the purpose of the TRACKSS pins on LTC3633AEFE-1#PBF, and how are they used?
The TRACKSS1 and TRACKSS2 pins on LTC3633AEFE-1#PBF enable output voltage tracking (e.g., ramping VDDIO before VDDCORE) or soft-start. Applying a voltage <0.6V forces the FB pin to follow that voltage; connecting a capacitor to SGND creates a linear ramp. Internal 1.4µA pull-up simplifies implementation - no external current source needed.
Does LTC3633AEFE-1#PBF require external compensation components?
No - LTC3633AEFE-1#PBF supports internal compensation by tying ITH1/ITH2 to INTVCC. External RC networks are optional and only needed for specialized loop shaping (e.g., ultra-fast transient response or specific phase margin targets). Default internal compensation ensures stable operation across all valid VOUT and L/C combinations.
LTC3633AEFE-1#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 28-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 3.6V
- Voltage - Input (Max):
- 20V
- Voltage - Output (Min/Fixed):
- 1.5V
- Voltage - Output (Max):
- 12V
- Current - Output:
- 3A
- Frequency - Switching:
- 500kHz ~ 4MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-TSSOP-EP
LTC3633AEFE-1#PBF FAQ
1.How can I place an order for LTC3633AEFE-1#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3633AEFE-1#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3633AEFE-1#PBF reliable?
The price and inventory of LTC3633AEFE-1#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3633AEFE-1#PBF is usually 5 days.
3.What payment methods are accepted for LTC3633AEFE-1#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3633AEFE-1#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3633AEFE-1#PBF?
LTC3633AEFE-1#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3633AEFE-1#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3633AEFE-1#PBF?
For technical support, including LTC3633AEFE-1#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3633AEFE-1#PBF requirements.
6.How does Aetrix verify that LTC3633AEFE-1#PBF is sourced from the original manufacturer or authorized distributors?
All LTC3633AEFE-1#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3633AEFE-1#PBF meets industry standards.
7.What is the process for return or replacement of LTC3633AEFE-1#PBF?
All LTC3633AEFE-1#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3633AEFE-1#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3633AEFE-1#PBF part is unused and in its original packaging.
Return procedure for LTC3633AEFE-1#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3633AEFE-1#PBF Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
