My Inquiry
My Account
Analog Devices Inc. LTC3633AEFE-2#TRPBF
- Part No.:
- LTC3633AEFE-2#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- 28-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Datasheet:
-
LTC3633AEFE-2#TRPBF.pdf
- Description:
- IC REG BUCK ADJ 3A DL 28TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,713
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3633AEFE-2#TRPBF from Analog Devices (formerly Linear Technology) is a dual-channel monolithic synchronous step-down regulator delivering 3A per channel across a 3.6V–20V input range, featuring current-mode control, 0.6V reference, and selectable Burst Mode® or forced continuous operation. It supports phase-shifted operation for reduced input/output ripple and is used in point-of-load power supplies for FPGA, ASIC, and DSP core voltage regulation.
For engineers reviewing the LTC3633AEFE-2#TRPBF datasheet, LTC3633AEFE-2#TRPBF pinout, LTC3633AEFE-2#TRPBF application, or LTC3633AEFE-2#TRPBF equivalent, key selection criteria include its 3A/channel output capability, 500kHz–4MHz programmable switching frequency, 180° phase shift option, VON sense range (0.6V–6V), and TSSOP-28 package with exposed PGND pad.
Technical Context
The LTC3633AEFE-2#TRPBF implements a controlled on-time, current-mode architecture with internal phase-locked loop (PLL) servoing to maintain constant frequency under varying line/load conditions. Its dual independent channels support asynchronous or 180° out-of-phase switching via PHMODE pin control, reducing input capacitor RMS current and easing EMI filtering.
Each channel features independent RUN enable, TRACKSS soft-start/tracking, ITH compensation, and VON-based on-time programming - enabling precise output voltage scaling and dynamic response optimization. The device integrates top/bottom MOSFETs with 130mΩ/65mΩ RDS(ON), operates down to 5% duty cycle at 2.25MHz, and includes overvoltage (22.5V PVIN) and overtemperature protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3.6V to 20V - supports Li-ion battery stacks (3S–5S) and industrial 12V/5V rails. |
| Output Current per Channel | 3A continuous - sufficient for powering FPGA I/O banks or microprocessor cores. |
| Switching Frequency | 500kHz to 4MHz - adjustable via RT resistor; enables compact magnetics and low-profile designs. |
| Feedback Reference Voltage | 0.6V ±1% - allows stable regulation of sub-1V outputs (e.g., 0.9V CPU cores) with high accuracy. |
| VON Sense Range | 0.6V to 6V - defines valid output voltage range for controlled on-time operation without frequency deviation. |
| Efficiency | Up to 95% - achieved at mid-load in forced continuous mode; Burst Mode® extends light-load efficiency. |
| Phase Shift Option | 0° or 180° - selectable via PHMODE pin; reduces input capacitor stress and improves thermal distribution. |
Pinout & Package
Package: 28-Lead Plastic TSSOP with exposed PGND pad (pin 29), rated for –40°C to 125°C junction temperature (θJA = 25°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ITH1 / ITH2 | Error amplifier output & compensation node | Connect external RC network to set loop bandwidth; tie to INTVCC for internal compensation. |
| VFB1 / VFB2 | Output voltage feedback input | Compares divider output to 0.6V reference; sets regulated output voltage (e.g., 3.3V via 10k/5.1k divider). |
| RUN1 / RUN2 | Channel enable inputs | Active-high logic: >1.22V enables channel; <1.01V disables with shutdown current <13µA. |
| PGOOD1 / PGOOD2 | Open-drain power-good status | Pulled low if VFB deviates >±8%; releases when within ±5%; 40µs filter prevents transient glitches. |
| TRACKSS1 / TRACKSS2 | Tracking/soft-start control | Apply voltage <0.6V to track another rail; connect capacitor to SGND for controlled startup ramp. |
| PHMODE | Phase select input | Tie to GND for in-phase switching; tie to INTVCC for 180° out-of-phase operation between channels. |
| MODE/SYNC | Mode control & sync input | GND = forced continuous; floating/INTVCC = Burst Mode®; external clock = synchronized forced continuous. |
| RT | Oscillator frequency program | Resistor to SGND sets fSW: 80.6kΩ = ~2MHz, 162kΩ = ~1MHz, 640kΩ = 500kHz. |
| VON1 / VON2 | On-time voltage input | Tie to VOUT to make on-time proportional to output voltage; required for stable operation within 0.6V–6V range. |
| SW1 / SW2 | Switch node outputs | Drive external inductors; swing from ~–0.3V to PVIN; require low-inductance layout and ceramic bootstrap caps. |
| BOOST1 / BOOST2 | Floating gate drive supply | Connect bootstrap cap (+) to BOOST, (–) to SW; supplies NMOS gate drive above PVIN. |
| PVIN1 / PVIN2 | Power input for each channel | Independent inputs allow dual-rail operation (e.g., 12V for channel 1, 5V for channel 2). |
| SVIN | Signal input supply | Powers internal LDO (INTVCC); must be ≥3.6V and decoupled with ≥1µF ceramic cap to PGND. |
| INTVCC | Internal 3.3V regulator output | Powers control circuitry; disabled during shutdown; requires ≥1µF low-ESR ceramic decoupling. |
| SGND | Signal ground reference | Low-noise return for feedback, compensation, and RT networks; separate from PGND except at single-point connection. |
| PGND | Power ground (exposed pad) | Must be soldered to PCB plane; carries high di/dt currents; connects CIN(–), COUT(–), and BOOST cap (–). |
Key Features
| Feature | Design Value |
|---|---|
| Controlled on-time current-mode architecture | Delivers fast transient response and stable operation across wide VIN/VOUT ratios without slope compensation. |
| Selectably phased dual-channel operation | 180° phase shift halves input ripple current, reducing required CIN size and EMI filter burden. |
| Burst Mode® vs forced continuous mode | Enables >90% efficiency at 1mA load (Burst) while maintaining low noise and tight regulation at full load (continuous). |
| Integrated 130mΩ/65mΩ MOSFETs | Eliminates external power switches; reduces BOM count and layout complexity for space-constrained applications. |
| Output voltage tracking & soft-start | Supports sequenced power-up of multi-rail systems (e.g., core before I/O) using single capacitor per channel. |
| Comprehensive protection suite | Includes PVIN overvoltage lockout (22.5V), overtemperature shutdown, short-circuit limiting (3.5A typical), and PGOOD monitoring. |
Applications
| Industrial PLC I/O Power | Medical Imaging Sensor Bias |
|---|---|
Use Scenario: Powering isolated analog front-end sensor interfaces in modular PLC backplanes requiring clean, tightly regulated 3.3V and 5V rails. IC Role / Device Role / Timing Role: Dual-channel buck regulator providing independent, phase-shifted 3.3V@3A and 5V@3A outputs with soft-start sequencing and PGOOD monitoring. Use Value: Reduces input capacitance by 40% via 180° phase shift and ensures safe power-up of ADC/DAC references through TRACKSS-controlled ramp. | Use Scenario: Supplying bias voltages to CMOS image sensor arrays in portable ultrasound and X-ray detectors where low noise and rapid load transient recovery are critical. IC Role / Device Role / Timing Role: High-efficiency dual buck delivering 1.8V@3A (core) and 2.5V@3A (analog) with Burst Mode® for standby and forced continuous for active imaging bursts. Use Value: Achieves <15mV output ripple and <10µs recovery from 0→3A load step, preserving SNR in high-resolution imaging data paths. |
| Automotive ADAS Domain Controller | Test & Measurement FPGA Core Supply |
Use Scenario: Generating multiple low-noise power rails for radar processor SoCs in AEC-Q200-compliant ADAS ECUs operating from 12V battery with cold-crank tolerance. IC Role / Device Role / Timing Role: Dual buck handling 3.3V and 1.2V outputs with UVLO hysteresis, overvoltage protection up to 22.5V, and -40°C to 125°C guaranteed operation. Use Value: Survives 24V load-dump transients without latch-off and maintains regulation during 4.5V cold-crank dips via robust 3.6V minimum VIN. | Use Scenario: Providing dynamically reconfigurable core voltage (0.85V–1.2V) and auxiliary rail (1.8V) for high-speed FPGA development platforms requiring precise voltage margining and sequencing. IC Role / Device Role / Timing Role: Programmable dual buck with VON-based on-time scaling and external RT resistor enabling fine-grained frequency/voltage trade-off tuning. Use Value: Enables real-time validation of FPGA power integrity across process corners using adjustable fSW (500kHz–4MHz) and 0.6V reference accuracy (±1%). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP2482D-LF-Z | Single-channel 3A buck; no phase shift; fixed 500kHz fSW; no Burst Mode®; smaller QFN-16 package. | Suitable only for single-rail needs; lacks tracking, soft-start, and dual-channel coordination features. | Select when cost and board area are prioritized over multi-rail flexibility and light-load efficiency. |
| TPS543320RHLR | Dual 3A buck with PMBus interface; 400kHz–2.2MHz fSW; integrated telemetry; higher quiescent current (250µA vs 500µA Burst Mode). | Requires digital control infrastructure; supports remote monitoring but adds firmware complexity. | Choose for systems needing real-time voltage/current telemetry and programmable fault responses via I²C. |
Compared with MP2482D-LF-Z and TPS543320RHLR, the LTC3633AEFE-2#TRPBF offers unique phase-shifted dual-channel operation, analog programmability (RT, VON, TRACKSS), and industry-leading light-load efficiency via Burst Mode®, making it optimal for analog-sensitive, multi-rail embedded systems without digital control overhead.
Availability
LTC3633AEFE-2#TRPBF is available at Aetrix Electronics and suitable for industrial PLCs, medical imaging sensors, automotive ADAS controllers, and FPGA development platforms requiring stable component supply, long-term lifecycle support, and guaranteed -40°C to 125°C operation.
Supply support for LTC3633AEFE-2#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, formed through the acquisition of Linear Technology in 2017.
The LTC3633A product line was designed for high-efficiency, dual-output point-of-load regulation in space-constrained, thermally demanding applications such as communications infrastructure, test equipment, and industrial automation - emphasizing precision, reliability, and analog configurability.
FAQ
What is the maximum input voltage rating for the LTC3633AEFE-2#TRPBF?
The LTC3633AEFE-2#TRPBF has an absolute maximum PVIN rating of 20V, with overvoltage lockout triggering at 22.5V (rising) and releasing at 21.5V (falling). This protects internal MOSFETs during transient spikes while maintaining operation across standard 12V and 5V supply rails and multi-cell Li-ion batteries.
Does the LTC3633AEFE-2#TRPBF support output voltage tracking between channels?
Yes, the LTC3633AEFE-2#TRPBF supports precise output voltage tracking using the TRACKSS1 and TRACKSS2 pins. Applying a ramp voltage (e.g., from a DAC or RC network) below 0.6V to these pins forces the corresponding VFB pin to follow that voltage, enabling coordinated startup/shutdown of multiple rails - a key feature for FPGA and processor power sequencing.
How does the PHMODE pin affect operation of the LTC3633AEFE-2#TRPBF?
The PHMODE pin on the LTC3633AEFE-2#TRPBF selects channel phasing: tying it to GND configures both channels to switch in phase, while connecting it to INTVCC forces 180° out-of-phase operation. This reduces peak input current by half and lowers RMS input capacitor stress, directly improving thermal performance and EMI compliance in high-density layouts.
Can the LTC3633AEFE-2#TRPBF operate with an output voltage lower than 0.6V?
No, the LTC3633AEFE-2#TRPBF requires the feedback voltage at VFB1/VFB2 to be compared against its internal 0.6V reference. Output voltages below 0.6V cannot be regulated; the minimum valid output is 0.6V (e.g., 0.6V @ 3A), though external resistor dividers can scale higher outputs downward - not upward - from the reference.
What package type and thermal characteristics does the LTC3633AEFE-2#TRPBF use?
The LTC3633AEFE-2#TRPBF uses a 28-lead plastic TSSOP package with exposed PGND pad (pin 29). Its thermal resistance is θJA = 25°C/W under standard JEDEC 2S2P board conditions, enabling 3A/channel operation up to 125°C junction temperature when properly soldered and heatsinked to a 2oz copper plane.
LTC3633AEFE-2#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 28-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 3.6V
- Voltage - Input (Max):
- 20V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 6V
- Current - Output:
- 3A
- Frequency - Switching:
- 500kHz ~ 4MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-TSSOP-EP
LTC3633AEFE-2#TRPBF FAQ
1.How can I place an order for LTC3633AEFE-2#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3633AEFE-2#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3633AEFE-2#TRPBF reliable?
The price and inventory of LTC3633AEFE-2#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3633AEFE-2#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC3633AEFE-2#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3633AEFE-2#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3633AEFE-2#TRPBF?
LTC3633AEFE-2#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3633AEFE-2#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3633AEFE-2#TRPBF?
For technical support, including LTC3633AEFE-2#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3633AEFE-2#TRPBF requirements.
6.How does Aetrix verify that LTC3633AEFE-2#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC3633AEFE-2#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3633AEFE-2#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC3633AEFE-2#TRPBF?
All LTC3633AEFE-2#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3633AEFE-2#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3633AEFE-2#TRPBF part is unused and in its original packaging.
Return procedure for LTC3633AEFE-2#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3633AEFE-2#TRPBF Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
