My Inquiry
My Account
Analog Devices Inc. LTC3633EFE#PBF
- Part No.:
- LTC3633EFE#PBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- 28-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Datasheet:
-
LTC3633EFE#PBF.pdf
- Description:
- IC REG BUCK ADJ 3A DL 28TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,034
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3633EFE#PBF from Analog Devices (formerly Linear Technology) is a dual-channel monolithic synchronous step-down regulator delivering 3A per channel from 3.6V–15V input, featuring controlled on-time current-mode architecture, 180° out-of-phase operation, and programmable 500kHz–4MHz switching frequency. It serves as a high-efficiency point-of-load power supply for FPGA core/logic rails and dual-cell Li-ion battery systems.
For engineers reviewing the LTC3633EFE#PBF datasheet, LTC3633EFE#PBF pinout, LTC3633EFE#PBF application, or LTC3633EFE#PBF equivalent, key selection criteria include dual 3A output capability, phase-shifted operation to reduce input ripple, Burst Mode® vs forced continuous mode trade-offs, and TSSOP-28 package thermal performance (θJA = 25°C/W).
Technical Context
The LTC3633EFE#PBF implements a constant-frequency, controlled on-time current-mode control architecture with internal PLL synchronization-enabling stable operation at low duty cycles (5% at 2.25MHz) and fast transient response. Each channel features independent RUN enable, VFB feedback (0.6V reference), ITH compensation, and TRACKSS soft-start/tracking inputs.
It supports 0°/180° phase shift via PHMODE pin, external frequency synchronization on MODE/SYNC, and dual protection schemes: VIN overvoltage lockout (16.5V–17.5V hysteresis) and thermal shutdown. The integrated 2.5V linear regulator (V2P5, 10mA) and 3.3V INTVCC LDO are powered from VIN1, with PGND-exposed pad for thermal and electrical integrity.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3.6V to 15V - supports dual-cell Li-ion (7.2V–8.4V) and standard 5V/12V intermediate bus rails. |
| Output Current per Channel | 3A continuous - enables single-chip dual-rail power for processors, FPGAs, or ASICs with split VCC/VIO. |
| Switching Frequency Range | 500kHz to 4MHz - set by RT resistor; higher frequencies allow smaller inductors (e.g., 1µH at 2MHz) and reduced footprint. |
| Feedback Reference Voltage | 0.6V ±1% - enables precise low-output regulation (e.g., 0.9V with 1:1.5 divider) and tight load regulation (<0.05%). |
| Efficiency (Typical) | Up to 95% at full load - achieved via synchronous MOSFETs (RDS(ON) = 130mΩ top / 65mΩ bottom) and low quiescent current (1.3mA). |
| Thermal Resistance (θJA) | 25°C/W - measured for TSSOP-28 package; requires exposed PGND pad soldering for rated performance. |
| Protection Features | Short-circuit, overtemperature, VIN overvoltage (17.5V trip), and PGOOD status outputs with 40µs filtering - ensures system-level fault containment. |
Pinout & Package
Package: 28-Lead Plastic TSSOP (FE package), 4.4mm × 9.7mm body, exposed PGND pad (Pin 29) requiring PCB soldering for thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ITH1 / ITH2 | Error amplifier output & compensation node | Connect RC network for loop stability; tie to INTVCC for internal compensation. |
| VIN1 / VIN2 | Independent power inputs per channel | Enable dual-input architectures (e.g., separate battery and system rail); each supports 3.6V–15V. |
| SW1 / SW2 | Switch node terminals (dual) | Connect external inductors; voltage swings from ~–0.3V to VIN; require low-inductance layout. |
| BOOST1 / BOOST2 | Floating gate drive supplies | Bootstrap capacitors referenced to SW pins; enable high-side N-MOSFET drive up to VIN + INTVCC. |
| RUN1 / RUN2 | Channel enable inputs | Logic-high (>1.22V) enables; <1.01V disables; supports sequencing and power-down control. |
| PGOOD1 / PGOOD2 | Open-drain power-good indicators | Pulled low if VFB deviates >±8%; release threshold ±5%; 40µs filter prevents false triggers. |
| TRACKSS1 / TRACKSS2 | Tracking/soft-start inputs | Internal 1.4µA pull-up enables soft-start with capacitor; <0.6V forces output tracking of external reference. |
| PHMODE | Phase select control | Ground = in-phase; INTVCC = 180° out-of-phase - reduces input RMS current and capacitor stress. |
| MODE/SYNC | Mode select & sync input | Ground = forced continuous; float/INTVCC = Burst Mode®; external clock = synchronized forced continuous. |
| V2P5 | Dedicated 2.5V LDO output | 10mA capable; bypass with ≥1µF ceramic; tie to INTVCC if unused to disable regulator. |
Key Features
| Feature | Design Value |
|---|---|
| Controlled on-time current-mode architecture | Enables stable high-frequency operation at ultra-low duty cycles (e.g., 5% at 2.25MHz) without frequency foldback. |
| 180° interleaved channel operation | Reduces input capacitor RMS current by ~30%, allowing smaller CIN and lower supply noise in multi-rail systems. |
| Burst Mode® operation | Quiescent current drops to 500µA per channel at light loads - extends battery life in portable instruments. |
| Integrated 2.5V/10mA and 3.3V/50mA regulators | Eliminates need for external bias rails; V2P5 powers external circuitry; INTVCC powers internal logic and gate drivers. |
| Output voltage tracking & soft-start | Ensures controlled power-up sequencing between rails (e.g., core before I/O); soft-start time fixed at 400–700µs. |
| VIN overvoltage lockout with hysteresis | Shuts down channel at 17.5V, resumes at 16.5V - protects internal MOSFETs during 12V bus transients. |
Applications
| Industrial PLC I/O Modules | FPGA Core & Auxiliary Rails |
|---|---|
Use Scenario: Powering isolated analog input/output channels and digital logic in DIN-rail mounted controllers. IC Role / Device Role / Timing Role: Dual 3A buck regulator supplying 3.3V I/O and 1.2V FPGA core rails with independent enable and PGOOD monitoring. Use Value: Phase-shifted operation minimizes conducted EMI on shared 24V DC input; Burst Mode® maintains efficiency during low-scan-rate sensor polling. |
Use Scenario: Providing tightly regulated, sequenced power to Xilinx/Intel FPGA banks requiring separate VCCINT, VCCIO, and auxiliary supplies. IC Role / Device Role / Timing Role: Single-package dual-channel regulator implementing voltage tracking (VCCIO ramps before VCCINT) via TRACKSS pins. Use Value: Integrated soft-start (400–700µs) and ±5% PGOOD window ensure reliable configuration loading without brown-out resets. |
| Battery-Powered Test Equipment | Medical Imaging Sensor Interfaces |
Use Scenario: Portable oscilloscopes and multimeters using dual-cell Li-ion (7.4V nominal) with 5V analog front-end and 1.8V ADC/DAC rails. IC Role / Device Role / Timing Role: High-efficiency dual buck converting 7.4V battery to 5V/1.8V outputs; RUN pins enable deep-sleep mode between measurements. Use Value: 95% peak efficiency and 500µA Burst Mode® quiescent current extend runtime; 15V absolute max input withstands battery charge termination spikes. |
Use Scenario: Ultrasound or MRI sensor modules requiring low-noise, low-ripple power for precision ADCs and timing circuits. IC Role / Device Role / Timing Role: Dual-channel regulator delivering 3.3V analog and 1.2V digital supplies with phase-shifted switching to suppress beat-frequency noise. Use Value: Controlled on-time architecture delivers <10mVPP output ripple at 3A; PGOOD filtering prevents false fault asserts during RF burst transmission. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPQ4436GL-AEC1-Z | Automotive-grade (AEC-Q100), 3.5A/channel, fixed 500kHz–3MHz sync range, no V2P5 LDO | Requires external 2.5V bias; designed for automotive ambient (–40°C to 125°C) with stricter qualification | Select when AEC-Q100 compliance and extended temperature operation are mandatory; not drop-in due to missing V2P5 and different pinout. |
| TPS544B20RTWR | 4A/channel, D-CAP2 control, 400kHz–1.5MHz, integrated MOSFETs, no phase-shift control or TRACKSS | Lacks 180° phase shift and output tracking; uses different compensation scheme (no ITH pin) | Choose for higher current density and simpler layout where phase interleaving and rail sequencing are not required. |
Compared with MPQ4436GL-AEC1-Z and TPS544B20RTWR, the LTC3633EFE#PBF uniquely combines dual 3A outputs, user-selectable phase shift, integrated 2.5V LDO, and TRACKSS-based sequencing in a thermally optimized TSSOP package-making it optimal for space-constrained industrial and test equipment where flexibility and feature integration outweigh raw current rating.
Availability
LTC3633EFE#PBF is available at Aetrix Electronics and suitable for industrial PLCs, FPGA power delivery, battery-powered instrumentation, medical sensor interfaces, and distributed power systems requiring stable component supply across long production lifecycles.
Supply support for LTC3633EFE#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its high-performance power management portfolio with rigorous reliability testing and long-term product support.
The LTC3633EFE#PBF belongs to Linear's monolithic synchronous buck regulator family, engineered for high-efficiency, low-noise point-of-load conversion in space- and thermal-constrained applications where dual-rail flexibility and robust protection are critical.
FAQ
What is the maximum input voltage the LTC3633EFE#PBF can safely handle?
The LTC3633EFE#PBF has an absolute maximum VIN rating of 16V, with built-in overvoltage lockout triggering at 17.5V (rising) and releasing at 16.5V (falling). This hysteresis protects internal MOSFETs during transient events on 12V or dual-cell Li-ion supplies. Operation above 15V violates the recommended operating range and risks permanent damage.
Does the LTC3633EFE#PBF support output voltage tracking between its two channels?
Yes, the LTC3633EFE#PBF supports precise output voltage tracking using the TRACKSS1 and TRACKSS2 pins. Applying a ramp voltage (e.g., from an external DAC or RC network) below 0.6V to TRACKSS1 causes Channel 1's VFB1 to servo to that voltage, enabling coordinated startup with Channel 2. This is confirmed in the Pin Functions section and used in typical application circuits for FPGA rail sequencing.
Can the LTC3633EFE#PBF operate with only one channel enabled?
Yes, the LTC3633EFE#PBF allows independent channel control: pulling RUN1 low disables Channel 1 while Channel 2 remains fully operational, and vice versa. Both channels share PGND and INTVCC but have separate VIN, SW, BOOST, and feedback paths-enabling asymmetric configurations such as 5V/3A + 1.2V/3A or single-channel 3.3V/6A with external diode-ORing.
What is the purpose of the V2P5 pin on the LTC3633EFE#PBF?
The V2P5 pin on the LTC3633EFE#PBF provides a regulated 2.5V output capable of sourcing up to 10mA. It is intended to power external circuitry such as level shifters, ADC references, or logic bias rails. When unused, V2P5 must be tied to INTVCC to disable the regulator and prevent floating node issues-per the Pin Functions documentation.
How does the PHMODE pin affect the LTC3633EFE#PBF's switching behavior?
The PHMODE pin configures channel phasing: grounding PHMODE forces both channels to switch in-phase (0°), while tying it to INTVCC sets them 180° out-of-phase. Out-of-phase operation reduces input capacitor RMS current and voltage ripple, directly relaxing input capacitance requirements-verified in the Applications Information section and typical performance curves.
LTC3633EFE#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 28-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 3.6V
- Voltage - Input (Max):
- 15V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 14.7V
- Current - Output:
- 3A
- Frequency - Switching:
- 500kHz ~ 4MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-TSSOP-EP
LTC3633EFE#PBF FAQ
1.How can I place an order for LTC3633EFE#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3633EFE#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3633EFE#PBF reliable?
The price and inventory of LTC3633EFE#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3633EFE#PBF is usually 5 days.
3.What payment methods are accepted for LTC3633EFE#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3633EFE#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3633EFE#PBF?
LTC3633EFE#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3633EFE#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3633EFE#PBF?
For technical support, including LTC3633EFE#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3633EFE#PBF requirements.
6.How does Aetrix verify that LTC3633EFE#PBF is sourced from the original manufacturer or authorized distributors?
All LTC3633EFE#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3633EFE#PBF meets industry standards.
7.What is the process for return or replacement of LTC3633EFE#PBF?
All LTC3633EFE#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3633EFE#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3633EFE#PBF part is unused and in its original packaging.
Return procedure for LTC3633EFE#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3633EFE#PBF Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
