Analog Devices Inc. LTC3636EUFD#PBF
- Part No.:
- LTC3636EUFD#PBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- 28-WFQFN Exposed Pad
- Datasheet:
-
LTC3636EUFD#PBF.pdf
- Description:
- IC REG BUCK ADJ 6A DL 28QFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,073
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3636EUFD#PBF from Analog Devices is a dual-channel monolithic synchronous step-down regulator delivering 6A per channel across a 3.1V–20V input range and 0.6V–5V output range, featuring current-mode control, adjustable 500kHz–4MHz switching frequency, and integrated die temperature monitoring for high-density point-of-load power conversion in industrial and automotive systems.
For engineers reviewing the LTC3636EUFD#PBF datasheet, LTC3636EUFD#PBF pinout, LTC3636EUFD#PBF application, or LTC3636EUFD#PBF equivalent, key selection considerations include its dual-phase interleaved capability, Burst Mode® vs forced continuous operation trade-offs, VIN overvoltage lockout (22.5V), and QFN-28 (4mm × 5mm) thermal performance with θJC = 7°C/W.
Technical Context
The LTC3636EUFD#PBF implements a controlled on-time current-mode architecture with phase-lockable switching frequency, enabling stable high-frequency operation (up to 4MHz) while maintaining fast transient response under wide input/output ratios. Each channel operates 180° out of phase to reduce input RMS current and ripple.
It integrates dual high-side/low-side MOSFETs (RDS(ON) = 32mΩ / 18mΩ), internal 0.6V reference with ±1% accuracy over temperature, and independent RUN/PGOOD/TRACKSS pins per channel for sequencing, power-good signaling, and output voltage tracking-supporting pre-biased start-up and soft-start via external capacitor.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN Range | 3.1V to 20V - supports single-cell Li-ion stacks and 5V/12V intermediate bus architectures without external LDO pre-regulation. |
| VOUT Range | 0.6V to 5V - enables core logic, FPGA I/O, and DDR memory rails with 0.6V reference and ±0.6% load regulation. |
| Output Current | 6A per channel - sustained delivery with valley current limit of 6.6A (typ) and thermal shutdown at 125°C junction. |
| Switching Frequency | 500kHz to 4MHz - programmable via RT resistor; 2MHz default when RT tied to INTVCC; supports small 0.56µH inductors. |
| Efficiency | Up to 95% - achieved in forced continuous mode at full load; Burst Mode® extends light-load efficiency down to 600µA quiescent current. |
| Package | 28-Lead QFN (4mm × 5mm) - exposed pad for low θJC = 7°C/W; AEC-Q100 qualified for automotive underhood applications. |
| Protections | Input overvoltage lockout (22.5V), overtemperature shutdown, short-circuit current limiting, and PGOOD status with 40µs glitch filter. |
Pinout & Package
28-Lead (4mm × 5mm) Plastic QFN package with exposed thermal pad (UFD). Pin 1 marked by dot; pins 12/18/19/25 are GND; pins 30/31/32 are GNDT (thermal ground); pins 33/34 are SWT1T/SWT2T (optional switch node extensions).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ITH1 / ITH2 | Error amplifier output & compensation node | Connect external RC network for loop stability; tie to INTVCC for internal compensation - sets valley current threshold. |
| RUN1 / RUN2 | Channel enable input | Enable above 1.22V (typ); shutdown below 1.01V (typ); hysteresis prevents chatter during power ramp. |
| MODE/SYNC | Mode select & sync input | Ground = forced continuous; float/INTVCC = Burst Mode®; driven clock = synchronized forced continuous (PLL-locked). |
| VFB1 / VFB2 | Feedback input | Compares output divider voltage to 0.6V reference; ±0.6% load regulation ensures tight output tolerance. |
| PGOOD1 / PGOOD2 | Open-drain power-good output | Pulled low if VFB outside ±8%; releases at ±5%; 25Ω pull-down supports direct MCU GPIO interface. |
| TRACKSS1 / TRACKSS2 | Tracking/soft-start input | 0.3V threshold for tracking; 1.4µA internal pull-up enables capacitor-based soft-start (1–1.5ms typical rise time). |
| TMON | Digital die temperature monitor | 1.5V at 25°C, 200°C/V slope - enables system-level thermal management without external sensor. |
| BOOST1 / BOOST2 | Floating gate driver supply | Connected between SW and BOOST pins via bootstrap capacitor; sustains high-side MOSFET drive up to VIN + INTVCC. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-channel interleaved operation | 180° phase shift reduces input ripple by ~70%, allowing smaller bulk capacitors and lower EMI in multi-rail systems. |
| Controlled on-time current mode | Enables stable 0.6V outputs at high step-down ratios (e.g., 12V→0.6V) without subharmonic oscillation or external slope compensation. |
| Burst Mode® with 600µA IQ | Extends battery life in standby: maintains regulation while drawing only 600µA from VIN, versus 1.3mA in forced continuous mode. |
| Integrated temperature monitor (TMON) | Provides real-time die temperature feedback (1.5V @ 25°C, 200°C/V) - eliminates need for discrete thermal sensors in space-constrained designs. |
| AEC-Q100 qualification | Rated for automotive temperature range (–40°C to +125°C junction), including HTOL, TC, and ESD testing per JESD47. |
Applications
| Industrial PLC Power Rails | Automotive ADAS Camera Modules |
|---|---|
|
Use Scenario: Powering dual-core ARM processors and image signal processors (ISPs) in compact camera ECUs requiring isolated 1.2V, 1.8V, and 3.3V rails from a 12V vehicle battery. IC Role / Device Role / Timing Role: Dual-channel buck regulator providing tightly regulated, sequenced, and tracked outputs with PGOOD confirmation for safe processor boot. Use Value: Interleaved operation minimizes input capacitance and conducted EMI; TMON enables dynamic thermal throttling before junction exceeds 125°C. |
Use Scenario: Distributed power in surround-view camera systems where multiple cameras share a common 12V supply but require independent 1.1V core and 2.8V I/O rails. IC Role / Device Role / Timing Role: Dual-output PMIC managing independent enable, tracking, and fault reporting per camera channel with minimal PCB area. Use Value: Independent RUN/PGOOD/TRACKSS pins allow per-camera power sequencing and failure isolation; AEC-Q100 rating ensures reliability in under-hood environments. |
| High-Density FPGA Mezzanine Cards | Test & Measurement Instrumentation |
|
Use Scenario: Powering Xilinx Artix-7 FPGA banks (HR, HP) and transceivers on PCIe add-in cards with strict voltage sequencing and <1% ripple requirements. IC Role / Device Role / Timing Role: Dual-channel regulator implementing precise voltage tracking (via TRACKSS) and soft-start to meet FPGA VCCINT/VCCAUX ramp timing specs. Use Value: Internal 0.6V reference and ±0.6% load regulation ensure compliance with FPGA voltage tolerances; 4MHz max fSW supports ultra-small 0.33µH inductors. |
Use Scenario: Portable handheld analyzers requiring long battery life and clean analog supply rails (±1.8V, 3.3V) for ADCs, DACs, and RF front-ends. IC Role / Device Role / Timing Role: High-efficiency dual buck supplying precision analog and digital domains with independent Burst Mode® optimization per rail. Use Value: 600µA sleep current extends runtime in standby; low-noise forced continuous mode available for sensitive analog sections during active measurement. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPQ4436-AEC1 | 4A per channel, fixed 500kHz/2.2MHz options, no TMON or TRACKSS, smaller 3mm × 4mm QFN-22 | Lower current capacity; lacks die temperature monitoring and output tracking - unsuitable for FPGA sequencing or thermal-aware systems. | Select when board space is critical and 4A/channel suffices; verify thermal margin with θJA = 35°C/W (vs LTC3636's 21°C/W). |
| TPS546B24A | Single-channel 15A, PMBus interface, 0.6V reference, but no integrated TMON or dual-phase interleaving | Requires two devices for dual-rail support; adds PMBus overhead and layout complexity; no native channel-to-channel tracking. | Choose for digitally programmable voltage/current margins and telemetry; avoid when analog simplicity, size, or thermal monitoring are priorities. |
Compared with MPQ4436-AEC1 and TPS546B24A, the LTC3636EUFD#PBF uniquely combines dual 6A channels, die temperature sensing, output tracking, and AEC-Q100 qualification in a thermally optimized 4mm × 5mm package - making it optimal for space-constrained, thermally demanding, and safety-critical dual-rail applications.
Availability
LTC3636EUFD#PBF is available at Aetrix Electronics and suitable for industrial PLCs, automotive ADAS modules, FPGA mezzanine cards, and portable test equipment requiring stable component supply, automotive-grade reliability, and high-density power integration.
Supply support for LTC3636EUFD#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets with precision power, sensing, and signal chain solutions.
The LTC3636EUFD#PBF belongs to Analog Devices' Power by Linear™ family of monolithic DC/DC regulators, designed specifically for high-efficiency, high-current, and thermally constrained point-of-load applications in automotive, industrial, and computing systems.
FAQ
What is the maximum supported switching frequency for the LTC3636EUFD#PBF?
The LTC3636EUFD#PBF supports an adjustable switching frequency from 500kHz to 4MHz, set by an external resistor on the RT pin. At RT = 80.6kΩ, the typical frequency is 4MHz. When RT is tied to INTVCC, the internal oscillator defaults to 2MHz ±30% due to process and temperature variation - suitable for non-critical timing applications.
Does the LTC3636EUFD#PBF support output voltage tracking between channels?
Yes, the LTC3636EUFD#PBF supports independent output voltage tracking via dedicated TRACKSS1 and TRACKSS2 pins. Applying a ramped voltage (e.g., via RC network) to TRACKSS1 forces Channel 1's VOUT1 to follow that ramp relative to its feedback divider, enabling controlled power-up sequencing with Channel 2 - critical for FPGA and multi-rail SoC applications.
How does the die temperature monitor (TMON) function in the LTC3636EUFD#PBF?
The TMON pin on the LTC3636EUFD#PBF outputs a voltage proportional to on-die temperature (1.5V at 25°C, 200°C/V slope). It requires no external components; tying TMON to INTVCC disables the monitor. This analog output enables real-time thermal profiling and closed-loop fan control or dynamic frequency scaling without adding discrete sensors.
Can the LTC3636EUFD#PBF operate with pre-biased outputs during start-up?
Yes, the LTC3636EUFD#PBF supports start-up into pre-biased outputs in both Burst Mode® and forced continuous modes, as confirmed in Figures 23–24 of the datasheet. The current-mode architecture and valley-current limiting prevent reverse current flow, ensuring safe and glitch-free initialization when downstream capacitors are already charged.
What protection features are integrated into the LTC3636EUFD#PBF?
The LTC3636EUFD#PBF integrates VIN overvoltage lockout (22.5V trip), overtemperature shutdown (125°C), short-circuit current limiting (6.6A valley limit), and open-drain PGOOD outputs with 40µs filtering. It also features undervoltage lockout on INTVCC (2.9V rising) and RUN pin hysteresis to prevent erratic enable/disable behavior during power ramps.
LTC3636EUFD#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 28-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 3.1V
- Voltage - Input (Max):
- 20V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 5V
- Current - Output:
- 6A
- Frequency - Switching:
- Adjustable
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-QFN (4x5)
LTC3636EUFD#PBF FAQ
1.How can I place an order for LTC3636EUFD#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3636EUFD#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3636EUFD#PBF reliable?
The price and inventory of LTC3636EUFD#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3636EUFD#PBF is usually 5 days.
3.What payment methods are accepted for LTC3636EUFD#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3636EUFD#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3636EUFD#PBF?
LTC3636EUFD#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3636EUFD#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3636EUFD#PBF?
For technical support, including LTC3636EUFD#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3636EUFD#PBF requirements.
6.How does Aetrix verify that LTC3636EUFD#PBF is sourced from the original manufacturer or authorized distributors?
All LTC3636EUFD#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3636EUFD#PBF meets industry standards.
7.What is the process for return or replacement of LTC3636EUFD#PBF?
All LTC3636EUFD#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3636EUFD#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3636EUFD#PBF part is unused and in its original packaging.
Return procedure for LTC3636EUFD#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3636EUFD#PBF Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

