My Inquiry
My Account
Analog Devices Inc. LTC3672BEDC-2
- Part No.:
- LTC3672BEDC-2
- Manufacturer:
- Analog Devices Inc.
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 8-WFDFN Exposed Pad
- Datasheet:
-
LTC3672BEDC-2.pdf
- Description:
- IC REG TRIPLE BUCK/LNR SYNC 8DFN
- Quantity:
- Payment:
- Shipping:
Inventory:4,611
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3672BEDC-2 from Analog Devices (formerly Linear Technology) is a monolithic triple-output power management IC integrating a 400mA synchronous buck regulator and two 150mA fixed-output LDOs in a single 2mm × 2mm DFN package. It delivers 1.2V (buck), 2.8V (LDO1), and 1.8V (LDO2) from a 2.9V–5.5V input, supporting single-cell Li-ion/Li-polymer systems and low-voltage ASIC/FPGA power domains with ±2.5% reference accuracy and 2.25MHz constant-frequency operation.
For engineers reviewing the LTC3672BEDC-2 datasheet, LTC3672BEDC-2 pinout, LTC3672BEDC-2 application, or LTC3672BEDC-2 equivalent, key selection criteria include its integrated triple-rail architecture, minimal external component count (single inductor + three ceramic caps), internal soft-start per output, unified enable control, and thermal performance in space-constrained handheld and portable electronics designs.
Technical Context
The LTC3672BEDC-2 employs a current-mode synchronous buck topology operating at a fixed 2.25MHz frequency down to no-load via cycle-skipping, while both LDOs feature internal compensation and dropout voltages of 250mV (LDO1 @ 150mA) and 400mV (LDO2 @ 150mA). All three regulators share a single ENALL pin for coordinated startup/shutdown.
Its control architecture includes an internal 800mV reference, slew-rate-limited SW node for EMI reduction, and independent soft-start timers (200μs for buck, 100μs for each LDO). The device maintains regulation across –40°C to 85°C with internal overtemperature protection and undervoltage lockout (UVLO) at 1.7V (rising).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.9V to 5.5V - supports direct connection to single-cell Li-ion (3.0–4.2V) or regulated 3.3V/5V rails without pre-regulation. |
| Buck Output | 1.2V ±2.5%, 400mA - fixed output with internal feedback; enables powering core logic or low-voltage I/O without external resistors. |
| LDO1 Output | 2.8V ±2.5%, 150mA - powered from VIN1; suitable for analog peripherals or RF bias requiring low-noise, stable voltage. |
| LDO2 Output | 1.8V ±2.5%, 150mA - powered directly from VIN; ideal for memory interfaces or digital I/O banks with tight tolerance requirements. |
| Switching Frequency | 2.25MHz (±250kHz) - enables use of small 4.7μH inductors and compact 2.2μF–10μF ceramic capacitors, reducing board area. |
| Quiescent Current | 260μA (all outputs enabled, no load) - ensures minimal battery drain in always-on subsystems of portable devices. |
| Package | 8-lead 2mm × 2mm × 0.75mm DFN with exposed pad - provides low thermal resistance (θJC = 20°C/W) for high-power-density layouts. |
Pinout & Package
Package: 8-lead plastic DFN (2mm × 2mm × 0.75mm) with exposed thermal pad (Pin 9, GND). Requires soldering of exposed pad to PCB ground plane for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SW (Pin 1) | Switch Node | Connection point for buck inductor; internally drives PMOS/NMOS power switches; slew-rate limited to reduce EMI. |
| GND (Pin 2) | Ground Reference | Analog and power ground return for all regulators; connects to exposed pad for low-impedance thermal path. |
| ENALL (Pin 3) | Global Enable Input | MOS gate input with 5.5MΩ internal pulldown; logic-high (>1.2V) enables all three outputs simultaneously. |
| BUCKOUT (Pin 4) | Buck Feedback Sense | Connects to buck output capacitor; internal error amplifier compares this node to 800mV reference for regulation. |
| VIN1 (Pin 5) | LDO1 Input Supply | Accepts dedicated input for LDO1 (e.g., filtered buck output or separate rail); max voltage ≤ VIN. |
| LDO1 (Pin 6) | LDO1 Output | 2.8V regulated output; requires ≥1μF ceramic bypass to GND for stability and transient response. |
| LDO2 (Pin 7) | LDO2 Output | 1.8V regulated output; powered from VIN; requires ≥1μF ceramic bypass to GND. |
| VIN (Pin 8) | Main Input Supply | Primary power input for buck regulator and LDO2; requires ≥2.2μF ceramic bypass to GND. |
Key Features
| Feature | Design Value |
|---|---|
| Triple integrated regulation | Single-chip solution eliminates discrete buck + dual-LDO design complexity and layout coordination overhead. |
| Constant-frequency 2.25MHz operation | Enables predictable EMI filtering and consistent transient response across load range, including light-load cycle-skipping. |
| Internal soft-start per output | 200μs (buck) and 100μs (each LDO) limit inrush current during power-up, preventing input rail collapse or system reset. |
| Unified enable control | Single ENALL pin simplifies sequencing logic and reduces BOM count versus multi-enable solutions. |
| Minimal external components | Only one inductor, one input cap, and three output caps required - no compensation networks or external feedback resistors. |
Applications
| Mobile Baseband Power | FPGA Core & I/O Rails |
|---|---|
Use Scenario: Powering baseband processor, RF transceiver, and memory in DMB/DVB-H smartphones with single-cell Li-ion battery input. IC Role / Device Role / Timing Role: LTC3672BEDC-2 serves as primary power source delivering 1.2V (processor core), 2.8V (RF bias), and 1.8V (memory interface) simultaneously. Use Value: Eliminates need for three separate regulators, reducing PCB area by >40% and simplifying thermal management in <10mm² footprint. | Use Scenario: Supplying multiple voltage domains for Xilinx Spartan-6 or Intel MAX 10 FPGA in portable test equipment. IC Role / Device Role / Timing Role: LTC3672BEDC-2 generates tightly regulated 1.2V (core), 2.8V (analog aux), and 1.8V (I/O) from 3.3V system rail. Use Value: Internal soft-start prevents configuration failure during FPGA configuration phase; 2.25MHz switching avoids interference with JTAG or SPI clock domains. |
| Handheld Medical Sensors | Low-Power Industrial IoT Nodes |
Use Scenario: Powering optical heart-rate sensor, ADC, and BLE SoC in wearable health monitors. IC Role / Device Role / Timing Role: LTC3672BEDC-2 supplies 1.2V (BLE radio core), 2.8V (optical driver), and 1.8V (ADC reference) from coin-cell–boosted 3.3V rail. Use Value: 260μA quiescent current extends battery life beyond 6 months; LDO2's 400mV dropout allows operation down to 2.2V input. | Use Scenario: Providing clean, sequenced power to microcontroller, LoRa transceiver, and environmental sensors in battery-powered edge nodes. IC Role / Device Role / Timing Role: LTC3672BEDC-2 acts as central PMIC enabling simultaneous wake-up of all subsystems via ENALL pin. Use Value: Unified enable ensures deterministic power-up timing; LDO1's 250mV dropout preserves 2.8V output even when battery drops to 3.05V. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-output power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC3672BEDC-1 | Output configuration inverted: buck = 1.8V, LDO1 = 1.2V, LDO2 = 2.8V; identical package, pinout, and specs otherwise. | Suitable where 1.8V core rail is required instead of 1.2V; not interchangeable without schematic revision. | Select LTC3672BEDC-1 only if system requires 1.8V buck output; LTC3672BEDC-2 remains optimal for 1.2V core + 2.8V/1.8V auxiliary rails. |
| LTC3445EUF#PBF | I²C-programmable buck (600mA) + dual 50mA LDOs in 4mm × 4mm QFN; higher integration but larger footprint and 360μA IQ. | Used where dynamic voltage scaling or flexible rail sequencing is needed; lacks fixed 1.2V/2.8V/1.8V match. | Choose LTC3445EUF#PBF only when programmability justifies 2× footprint increase and 360μA vs. 260μA IQ penalty. |
Compared with LTC3672BEDC-1, the LTC3672BEDC-2 provides the exact 1.2V/2.8V/1.8V rail set required for modern low-voltage processors and memory interfaces; versus LTC3445EUF#PBF, it offers superior size efficiency and lower quiescent current for static-rail applications.
Availability
LTC3672BEDC-2 is available at Aetrix Electronics and suitable for mobile baseband power, FPGA core/I/O rail generation, handheld medical sensors, and low-power industrial IoT nodes requiring stable component supply and long-term lifecycle support.
Supply support for LTC3672BEDC-2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and power management semiconductors.
The LTC3672B family was designed specifically for space-constrained portable electronics requiring highly integrated, low-quiescent-current multi-rail power solutions with minimal external components.
FAQ
What is the maximum output current capability of each regulator in the LTC3672BEDC-2?
The LTC3672BEDC-2 delivers up to 400mA from its synchronous buck regulator (1.2V output), and up to 150mA from each of its two LDOs (2.8V and 1.8V outputs). These ratings are specified under full thermal conditions (TJ ≤ 125°C) with proper PCB thermal design, including soldering the exposed pad to a solid ground plane. LDO dropout limits apply: LDO1 requires ≥2.95V input at 150mA load; LDO2 requires ≥2.2V input.
Does the LTC3672BEDC-2 require external compensation components for stability?
No, the LTC3672BEDC-2 features fully internal loop compensation for both the buck regulator and both LDOs. This eliminates the need for external compensation networks, reducing BOM count and layout complexity. Stability is ensured with minimum recommended ceramic output capacitors: 10μF for the buck output, and 1μF for each LDO output, using X5R or X7R dielectrics.
How does the ENALL pin control power sequencing in the LTC3672BEDC-2?
The ENALL pin on the LTC3672BEDC-2 provides unified enable control: driving it high (>1.2V) simultaneously starts soft-start on all three outputs (200μs for buck, 100μs for each LDO), while pulling it low (<0.4V) shuts down all regulators and activates internal 10kΩ pulldown resistors on BUCKOUT, SW, LDO1, and LDO2 pins. This eliminates external sequencing circuitry and guarantees deterministic turn-on/off behavior across all rails.
What is the purpose of the BUCKOUT pin on the LTC3672BEDC-2?
The BUCKOUT pin on the LTC3672BEDC-2 is the feedback sense node for the buck regulator. It connects directly to the buck output capacitor and feeds the internal error amplifier, which compares the divided output voltage against an 800mV reference. This pin must be routed with low-impedance, short traces to maintain regulation accuracy and avoid noise coupling; it is not an output or power pin.
Can the LTC3672BEDC-2 operate with input voltage below 2.9V?
The LTC3672BEDC-2 has an absolute maximum VIN rating of –0.3V to 6V, but its guaranteed operational input range is 2.9V to 5.5V per datasheet specifications. Below 2.9V, UVLO activates at ~1.7V (rising threshold), disabling regulation. While the buck may enter 100% duty-cycle mode near dropout, output accuracy, load regulation, and thermal performance are not characterized or guaranteed below 2.9V - use only within the specified range.
LTC3672BEDC-2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-WFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (2)
- Number of Outputs:
- 3
- Frequency - Switching:
- 2.25MHz
- Voltage/Current - Output 1:
- 1.2V, 400mA
- Voltage/Current - Output 2:
- 2.8V, 150mA
- Voltage/Current - Output 3:
- 1.8V, 150mA
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 2.9V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-DFN (2x2)
LTC3672BEDC-2 FAQ
1.How can I place an order for LTC3672BEDC-2 through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3672BEDC-2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3672BEDC-2 reliable?
The price and inventory of LTC3672BEDC-2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3672BEDC-2 is usually 5 days.
3.What payment methods are accepted for LTC3672BEDC-2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3672BEDC-2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3672BEDC-2?
LTC3672BEDC-2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3672BEDC-2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3672BEDC-2?
For technical support, including LTC3672BEDC-2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3672BEDC-2 requirements.
6.How does Aetrix verify that LTC3672BEDC-2 is sourced from the original manufacturer or authorized distributors?
All LTC3672BEDC-2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3672BEDC-2 meets industry standards.
7.What is the process for return or replacement of LTC3672BEDC-2?
All LTC3672BEDC-2 units undergo pre-shipment inspection (PSI). If there is an issue with LTC3672BEDC-2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3672BEDC-2 part is unused and in its original packaging.
Return procedure for LTC3672BEDC-2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3672BEDC-2 Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
