Analog Devices Inc. LTC3672BEDC-2#TRPBF
- Part No.:
- LTC3672BEDC-2#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 8-WFDFN Exposed Pad
- Datasheet:
-
LTC3672BEDC-2#TRPBF.pdf
- Description:
- IC REG TRIPLE BUCK/LNR SYNC 8DFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,323
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3672BEDC-2#TRPBF from Analog Devices (formerly Linear Technology) is a monolithic triple-output power management IC integrating a 400mA synchronous buck regulator and two 150mA fixed-output LDOs in a single 2mm × 2mm DFN package. It delivers 1.2V (buck), 2.8V (LDO1), and 1.8V (LDO2) from a 2.9V–5.5V input, supporting single-cell Li-ion/Li-polymer systems and low-voltage ASIC/FPGA power domains with ±2.5% reference accuracy and 2.25MHz constant-frequency operation.
For engineers reviewing the LTC3672BEDC-2#TRPBF datasheet, LTC3672BEDC-2#TRPBF pinout, LTC3672BEDC-2#TRPBF application, or LTC3672BEDC-2#TRPBF equivalent, this device is selected for compact multirail power delivery where minimal external components (one inductor, five capacitors), internal compensation, and coordinated enable control are critical - especially in handheld, PDA, GPS, and RF chipset applications requiring tight voltage regulation and fast transient response.
Technical Context
The LTC3672BEDC-2#TRPBF employs a current-mode synchronous buck architecture operating at a fixed 2.25MHz frequency down to no-load via cycle-skipping, with internal soft-start (200μs for buck, 100μs per LDO) and slew-rate-controlled SW node to reduce EMI. Its three outputs share a single ENALL pin for simultaneous turn-on/turn-off, and regulation is maintained across –40°C to 85°C with internal 800mV reference and ±2.5% output accuracy.
Each output features dedicated input paths: VIN powers the buck and LDO2; VIN1 (tied to VIN or lower) powers LDO1. The buck supports 100% duty cycle near dropout, while LDO1 and LDO2 exhibit 135mV and 290mV dropout at full load respectively, enabling stable operation under varying input conditions typical in battery-powered systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.9V to 5.5V - matches single-cell Li-ion/Li-polymer battery discharge profile without intermediate regulation. |
| Buck Output | 1.2V ±2.5%, 400mA - supplies core logic or processor I/O rails with high efficiency (up to 95%) and minimal ripple. |
| LDO1 Output | 2.8V ±2.5%, 150mA - powers analog subsystems or interface circuits with low noise and 135mV dropout at full load. |
| LDO2 Output | 1.8V ±2.5%, 150mA - delivers clean power to memory or digital logic with 290mV dropout and <0.1mV/mA load regulation. |
| Switching Frequency | 2.25MHz (±250kHz) - enables use of small 4.7μH inductors and ceramic capacitors, reducing solution footprint by >40% vs lower-frequency alternatives. |
| Quiescent Current | 260μA (all outputs enabled, no load) - extends battery life in always-on or low-power standby modes. |
| Package | 8-lead 2mm × 2mm × 0.75mm DFN with exposed pad - provides low thermal resistance (θJC = 20°C/W) for reliable operation at full load in confined spaces. |
Pinout & Package
8-lead plastic DFN (2mm × 2mm, 0.75mm height) with exposed thermal pad (Pin 9, GND). Requires soldering of exposed pad to PCB ground plane for thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SW (Pin 1) | Buck switch node | Connects to inductor; slew-rate limited to suppress EMI; must be routed short and direct to minimize parasitic inductance. |
| GND (Pin 2) | Power and signal ground | Reference for all regulators; connects to exposed pad; requires low-impedance path to system ground plane. |
| ENALL (Pin 3) | Global enable input | MOS gate input with 5.5MΩ internal pulldown; logic high (>1.2V) enables all three outputs simultaneously. |
| BUCKOUT (Pin 4) | Buck feedback sense | Connects to buck output capacitor; internal error amplifier compares this node to 800mV reference for regulation. |
| VIN1 (Pin 5) | LDO1 input supply | Accepts voltage ≤ VIN; allows independent biasing of LDO1 to improve PSRR or reduce dropout when VIN is marginal. |
| LDO1 (Pin 6) | LDO1 regulated output | Delivers 2.8V; requires ≥1μF ceramic bypass to GND for stability and transient response. |
| LDO2 (Pin 7) | LDO2 regulated output | Delivers 1.8V; requires ≥1μF ceramic bypass to GND; powered directly from VIN. |
| VIN (Pin 8) | Main input supply | Powers buck regulator and LDO2; requires ≥2.2μF ceramic bypass to GND for high-frequency current sourcing. |
Key Features
| Feature | Design Value |
|---|---|
| Triple-output integration | Single-chip solution replaces three discrete regulators, reducing BOM count, PCB area, and design complexity in space-constrained portable devices. |
| Internal compensation | No external compensation components required - simplifies layout, improves reliability, and eliminates tuning iterations during prototyping. |
| Coordinated enable control | Single ENALL pin sequences startup/shutdown of all outputs, preventing backfeeding and ensuring deterministic power-up sequencing. |
| Slew-rate controlled SW node | Patented switching edge control reduces radiated EMI by >10dB compared to standard synchronous buck designs without sacrificing efficiency. |
| Light-load efficiency optimization | Constant-frequency operation down to no-load via cycle-skipping maintains regulation while minimizing quiescent current and avoiding audible noise. |
Applications
| Mobile Handset Power | Portable GPS Receiver |
|---|---|
|
Use Scenario: Compact smartphone or feature phone requiring separate 1.2V core, 2.8V RF front-end, and 1.8V memory rails from a single Li-ion cell. IC Role / Device Role / Timing Role: Primary power management IC delivering three tightly regulated, low-noise outputs with coordinated enable and minimal external components. Use Value: Eliminates need for discrete buck + dual LDO solution, saving >30% board area and reducing component count by 7+ parts while maintaining ±2.5% output accuracy across temperature. |
Use Scenario: Battery-powered GPS module needing stable 1.2V digital baseband, 2.8V GNSS receiver, and 1.8V flash memory supply under dynamic load conditions. IC Role / Device Role / Timing Role: Multirail PMIC providing fast transient response (<50μs recovery) and low dropout operation during battery voltage sag. Use Value: LDO2's 290mV dropout at 150mA ensures uninterrupted 1.8V supply even as Li-ion drops to 3.0V, extending usable battery runtime by up to 12% versus higher-dropout alternatives. |
| FPGA I/O Bank Supply | RF Chipset Biasing |
|
Use Scenario: Small-form-factor industrial controller using FPGA with mixed-voltage I/O banks (1.2V core, 2.8V HSTL, 1.8V SSTL). IC Role / Device Role / Timing Role: Compact triple-rail source with independent LDO inputs (VIN1) allowing optimized PSRR for sensitive I/O interfaces. Use Value: VIN1 pin enables routing LDO1 from a filtered sub-rail, improving PSRR by 20dB at 100kHz and reducing digital noise coupling into analog I/O paths. |
Use Scenario: Cellular IoT module integrating LTE/5G transceiver requiring clean, sequenced 1.2V digital, 2.8V PA bias, and 1.8V ADC reference supplies. IC Role / Device Role / Timing Role: Integrated power solution with synchronized soft-start (200μs buck, 100μs LDOs) preventing inrush-induced brownouts during RF power-up. Use Value: Internal soft-start limits peak inrush current to <150mA, avoiding voltage droop on shared battery rail that could reset baseband processor or corrupt RF calibration data. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-output PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC3672B-1 | Same package and architecture but different output configuration: buck = 1.8V, LDO1 = 1.2V, LDO2 = 2.8V - not pin-compatible due to swapped output assignments. | Used where 1.8V is required for core logic and 1.2V for I/O; incompatible with LTC3672BEDC-2#TRPBF PCB layout without redesign. | Select only if target application requires 1.8V buck output; requires full schematic and layout revision. |
| LTC3445 | I²C-programmable buck (600mA) + dual 50mA LDOs in 4mm × 4mm QFN; higher integration but larger footprint and 3× higher quiescent current (360μA vs 260μA). | Preferred when dynamic voltage scaling or firmware-controlled rail sequencing is needed; unsuitable for size-critical designs targeting <4mm² footprint. | Choose for programmability and flexibility; avoid when board area or ultra-low IQ are primary constraints. |
Compared with LTC3672B-1 and LTC3445, the LTC3672BEDC-2#TRPBF offers the smallest footprint (4mm²), lowest quiescent current, and fixed-output simplicity ideal for cost-sensitive, space-constrained portable electronics - whereas LTC3672B-1 serves inverted voltage needs and LTC3445 adds programmability at the expense of size and IQ.
Availability
LTC3672BEDC-2#TRPBF is available at Aetrix Electronics and suitable for mobile handset power, portable GPS receivers, FPGA I/O bank supply, and RF chipset biasing requiring stable component supply across production lifecycles.
Supply support for LTC3672BEDC-2#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its high-performance analog and power management portfolio. Linear pioneered precision DC/DC conversion and integrated PMICs for demanding portable applications.
The LTC3672B series was designed specifically for space-constrained, battery-powered systems requiring multiple low-noise, low-dropout rails with minimal external components - targeting handheld, medical, and industrial edge devices.
FAQ
What is the maximum output current capability of each regulator in the LTC3672BEDC-2#TRPBF?
The LTC3672BEDC-2#TRPBF provides 400mA from its synchronous buck regulator (1.2V output), 150mA from LDO1 (2.8V output), and 150mA from LDO2 (1.8V output). These ratings are guaranteed over the full –40°C to 85°C operating temperature range with appropriate thermal management and input voltage margins. Exceeding these currents may trigger current limiting or thermal shutdown.
Does the LTC3672BEDC-2#TRPBF require external compensation components for stability?
No, the LTC3672BEDC-2#TRPBF features fully internal loop compensation for both the buck regulator and LDOs. This eliminates the need for external compensation networks, simplifying design, reducing component count, and ensuring robust stability across all operating conditions with only the specified minimum output capacitors (e.g., 4.7μF for buck, 1μF for each LDO).
How does the ENALL pin control power sequencing in the LTC3672BEDC-2#TRPBF?
The ENALL pin on the LTC3672BEDC-2#TRPBF provides unified enable/disable control: driving it high (>1.2V) turns on all three outputs with internal soft-start timing (200μs for buck, 100μs for each LDO), while pulling it low (<0.4V) shuts down all regulators simultaneously. An internal 5.5MΩ pulldown resistor ensures safe default-off behavior during power-up or floating conditions.
What is the dropout voltage specification for LDO2 in the LTC3672BEDC-2#TRPBF?
LDO2 in the LTC3672BEDC-2#TRPBF has a typical dropout voltage of 290mV at 150mA load and 25°C, with a maximum of 400mV across temperature. This means LDO2 can maintain 1.8V regulation as long as VIN remains ≥2.2V (1.8V + 0.4V), making it suitable for operation across the full 2.9V–5.5V input range including end-of-discharge battery voltages.
Can the LTC3672BEDC-2#TRPBF operate with input voltages below 2.9V?
The absolute maximum rating allows VIN down to –0.3V, but the functional input range is strictly 2.9V to 5.5V per datasheet specifications. Below 2.9V, undervoltage lockout (UVLO) activates at ~1.7V (with 12mV hysteresis), disabling all outputs. Operation between 1.7V and 2.9V is undefined and not characterized - sustained use below 2.9V risks regulation failure or erratic behavior.
LTC3672BEDC-2#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (2)
- Number of Outputs:
- 3
- Frequency - Switching:
- 2.25MHz
- Voltage/Current - Output 1:
- 1.2V, 400mA
- Voltage/Current - Output 2:
- 2.8V, 150mA
- Voltage/Current - Output 3:
- 1.8V, 150mA
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 2.9V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-DFN (2x2)
LTC3672BEDC-2#TRPBF FAQ
1.How can I place an order for LTC3672BEDC-2#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3672BEDC-2#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3672BEDC-2#TRPBF reliable?
The price and inventory of LTC3672BEDC-2#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3672BEDC-2#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC3672BEDC-2#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3672BEDC-2#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3672BEDC-2#TRPBF?
LTC3672BEDC-2#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3672BEDC-2#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3672BEDC-2#TRPBF?
For technical support, including LTC3672BEDC-2#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3672BEDC-2#TRPBF requirements.
6.How does Aetrix verify that LTC3672BEDC-2#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC3672BEDC-2#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3672BEDC-2#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC3672BEDC-2#TRPBF?
All LTC3672BEDC-2#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3672BEDC-2#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3672BEDC-2#TRPBF part is unused and in its original packaging.
Return procedure for LTC3672BEDC-2#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3672BEDC-2#TRPBF Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

