Analog Devices Inc. LTC3713EG#PBF
- Part No.:
- LTC3713EG#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 24-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
LTC3713EG#PBF.pdf
- Description:
- IC REG CTRLR BUCK/BOOST 24SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,124
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3713EG#PBF from Analog Devices (formerly Linear Technology) is a high-efficiency, valley current-mode synchronous buck DC/DC controller optimized for ultra-low-input-voltage operation down to 1.5V, delivering regulated outputs from 0.8V up to 0.9×VIN using external N-channel MOSFETs. It eliminates the need for a sense resistor by leveraging MOSFET RDS(ON), features a 0.8V ±1% reference, programmable soft-start, and integrated boost regulator for INTVCC generation-targeting telecom card step-down and DDR bus termination.
For engineers reviewing the LTC3713EG#PBF datasheet, LTC3713EG#PBF pinout, LTC3713EG#PBF application, or LTC3713EG#PBF equivalent, this page delivers verified technical context, exact pin functions, real-world application mappings, and validated alternative options for low-VIN synchronous buck designs requiring no RSENSE, true current mode control, and 5V gate drive compatibility.
Technical Context
The LTC3713EG#PBF implements a valley current-mode architecture with a one-shot timer controlling top-MOSFET on-time (tON(MIN) = 50 ns), enabling stable high-frequency operation without external current-sense resistors. Its dual-regulator structure integrates a fixed-frequency (0.9–1.9 MHz) current-mode boost converter to generate 4.7–5.3V INTVCC from VIN2 as low as 1.5V.
Control logic includes forced-continuous/discontinuous mode selection via FCB pin, output overvoltage protection (±7.5% window), foldback current limiting, and power-good monitoring with open-drain PGOOD output. The ITH pin serves as both error amplifier compensation node and current threshold control point (0–2.4V range), directly scaling valley current limit.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN1 min | 1.5V - enables direct regulation from single-cell Li-ion or 1.8V logic rails |
| VOUT range | 0.8V to 0.9×VIN - supports 1.25V DDR core, 1.8V/2.5V/3.3V telecom rails |
| Reference voltage | 0.800V ±1% - sets tight output regulation tolerance for precision loads |
| Switch tON(MIN) | <100ns - allows high duty-cycle operation at low VIN while maintaining frequency stability |
| Boost fSW | 0.9–1.9 MHz - enables compact magnetics and fast transient response in INTVCC generation |
| PGOOD threshold | ±7.5% of VFB1 - provides reliable power-good signaling for system sequencing |
| Operating temp | –40°C to +85°C - qualified for industrial and telecom equipment environments |
Pinout & Package
Package: 24-lead plastic SSOP (G package), 0.635 mm pitch, JEDEC MS-013AC, body size 7.5 mm × 12.8 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RUN/SS (1) | Run enable & soft-start ramp input | Capacitor-to-ground sets soft-start time (~3 s/µF) and overcurrent latchoff delay; <0.8V forces shutdown |
| VON (2) | On-time voltage comparator input | Sets tON trip point; tied to VOUT for constant-frequency operation across VOUT changes |
| PGOOD (3) | Open-drain power-good monitor | Pulled low when VFB1 deviates >±7.5% from 0.8V - used for system reset or sequencing |
| VRNG (4) | Sense voltage range scaling input | 10× nominal sense voltage (50–200 mV); sets max current sense threshold (79–214 mV) |
| FCB (5) | Forced continuous mode control | Ground = continuous conduction; INTVCC = discontinuous mode at light load |
| ITH (6) | Error amp output & current threshold | 0–2.4V range controls valley current limit; also serves as compensation node for EA loop |
| SGND (7,11) | Signal ground reference | Low-noise return for feedback, compensation, and small-signal circuitry - must tie to PGND at single point |
| ION (8) | On-time current programming | Resistor from VIN1 sets switching frequency; current inversely proportional to VIN1 |
| VFB1 (9) | Buck output feedback input | Connects to resistive divider from VOUT; referenced to 0.8V internal bandgap |
| SHDN (10) | Active-low boost shutdown | ≥1V enables boost section; grounded disables INTVCC generation |
| VFB2 (12) | Boost output feedback input | Resistive divider from INTVCC sets 1.23V regulation point; supports 1.20–1.26V over temperature |
| SW2 (13) | Boost switch node | Connects to boost inductor/diode; high di/dt node - requires minimized trace area for EMI control |
| PGND (14,19) | Power ground return | High-current return for bottom MOSFET source, CIN(–), CVCC(–); must be low-inductance connection |
| VIN2 (15) | Boost converter input supply | Accepts 0.9–10V input; powers boost section independently of main VIN1 rail |
| VIN1 (16) | Main buck input supply | 1.5–36V input; decoupled with RC filter (1Ω + 0.1µF) to suppress noise coupling into control circuitry |
| INTVCC (17) | Internal 5V regulator output | Supplies gate drivers and control logic; requires ≥4.7µF low-ESR capacitor to PGND |
| BG (18) | Bottom N-MOSFET gate driver | Drives M2 gate between PGND and INTVCC; 1–2Ω pull-down resistance ensures fast turn-off |
| SENSE– (20) | Negative current sense comparator input | Typically connected to PGND or MOSFET source - forms Kelvin pair with SENSE+ for RDS(ON)-based sensing |
| SENSE+ (21) | Positive current sense comparator input | Connected to SW1 or MOSFET drain - completes current sense path without external resistor |
| SW1 (22) | Main buck switch node | Swings from ~–0.4V to VIN1; connects bootstrap capacitor (–) terminal and M1/M2 drains |
| TG (23) | Top N-MOSFET gate driver | Floating driver referenced to SW1; swing = INTVCC superimposed on SW1 voltage |
| BOOST (24) | Bootstrap capacitor positive terminal | Swings from ~INTVCC–0.4V to VIN1+INTVCC; supplies TG driver during high-side conduction |
Key Features
| Feature | Design Value |
|---|---|
| No RSENSE operation | Uses bottom MOSFET RDS(ON) for current sensing - eliminates sense resistor cost, PCB area, and conduction loss |
| True valley current mode | Enables stable high-frequency operation without slope compensation - simplifies loop design and improves transient response |
| Integrated 5V boost regulator | Generates INTVCC from VIN2 as low as 0.9V - removes need for auxiliary 5V supply and supports single-rail systems |
| Programmable soft-start | RUN/SS capacitor sets controlled output ramp - prevents inrush current and stabilizes startup under heavy load |
| Output overvoltage protection | Shuts down M1 and latches M2 on during OVP - protects downstream ICs from destructive overvoltage events |
| Discontinuous/continuous mode select | FCB pin configures light-load behavior - discontinuous mode maximizes efficiency; forced continuous reduces EMI |
Applications
| Telecom Card Step-Down | DDR Memory Bus Termination |
|---|---|
Use Scenario: Regulating 3.3V/2.5V/1.8V rails from 1.8V–3.3V backplane supplies in telecom line cards. IC Role / Device Role / Timing Role: Primary synchronous buck controller managing high-current, low-VIN conversion with no sense resistor. Use Value: Enables direct step-down from low-voltage distributed supplies while maintaining >90% efficiency at 10A load. | Use Scenario: Providing precise 1.25V termination voltage for DDR memory interfaces with tight regulation and fast transient response. IC Role / Device Role / Timing Role: Current-mode buck controller delivering 1.25V @ 10A with ±1% initial accuracy and ±7.5% PGOOD window. Use Value: Meets DDR SSTL-18 specification requirements with sub-100ns minimum on-time and valley-current control for stability. |
| Synchronous Buck + Boost Combo | Low-VIN Industrial Power Supply |
Use Scenario: Generating 5V INTVCC from a separate 1.5V–3.3V rail while regulating a main 1.25V output from same or different input. IC Role / Device Role / Timing Role: Dual-regulator IC performing independent buck (main output) and boost (INTVCC) functions with shared control logic. Use Value: Eliminates need for external 5V LDO or charge pump - reduces BOM count and improves system efficiency by >5%. | Use Scenario: Powering FPGA or ASIC cores from battery or low-voltage industrial bus (e.g., 2.5V or 1.8V) where space and efficiency are critical. IC Role / Device Role / Timing Role: High-efficiency synchronous buck controller supporting 0.8V output with 1.5V minimum input and programmable current limit. Use Value: Delivers 10A at 1.25V from 2.5V input with >85% full-load efficiency and no external sense resistor. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC3780EFE#PBF | Wider VIN1 range (4–38V), requires external sense resistor, no integrated boost regulator | Designed for higher-input industrial/automotive systems; lacks VIN2 capability and INTVCC generation | Select when input exceeds 3.3V and auxiliary 5V supply is available |
| MP2315DJ-LF-Z | Monolithic 3A buck (not controller), fixed 0.8V reference, no boost section, 4.5–28V input | Intended for lower-current, cost-sensitive applications; no external MOSFET flexibility or multi-rail support | Select for compact, low-component-count 3A solutions where 10A capability and dual-rail operation are unnecessary |
Compared with LTC3780EFE#PBF and MP2315DJ-LF-Z, the LTC3713EG#PBF uniquely supports sub-2V inputs, eliminates RSENSE, and integrates a boost regulator - making it the only option for efficient, high-current, single-rail 1.5V–3.3V systems requiring 5V gate drive and no auxiliary supply.
Availability
LTC3713EG#PBF is available at Aetrix Electronics and suitable for telecom infrastructure, DDR memory subsystems, FPGA power delivery, and low-voltage industrial embedded systems requiring stable component supply, long-term lifecycle assurance, and guaranteed performance across –40°C to +85°C.
Supply support for LTC3713EG#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, formed through the acquisition of Linear Technology in 2017.
The LTC3713EG#PBF belongs to ADI's Power by Linear™ high-efficiency DC/DC controller family, engineered specifically for ultra-low-input-voltage, high-current synchronous buck applications in space-constrained telecom, computing, and industrial systems.
FAQ
What is the minimum input voltage supported by the LTC3713EG#PBF?
The LTC3713EG#PBF supports a minimum main input voltage (VIN1) of 1.5V, enabling direct regulation from single-cell lithium batteries or low-voltage logic rails. Its integrated boost converter (VIN2) operates down to 0.9V, allowing independent 5V INTVCC generation even when the main input is as low as 1.5V. This capability is confirmed in the Absolute Maximum Ratings and Electrical Characteristics tables of the official datasheet.
Does the LTC3713EG#PBF require an external current-sense resistor?
No, the LTC3713EG#PBF does not require an external current-sense resistor. It uses the RDS(ON) of the external bottom N-channel MOSFET as the current-sensing element, eliminating associated cost, board area, and conduction losses. The VRNG pin scales the effective sense voltage (50–200 mV nominal), and the SENSE+/SENSE– pins connect directly to the MOSFET terminals for Kelvin sensing - all explicitly detailed in the Applications Information section.
How is the switching frequency set on the LTC3713EG#PBF?
The switching frequency of the LTC3713EG#PBF is set implicitly by the one-shot timer controlling top-MOSFET on-time. An external resistor (RON) from VIN1 to the ION pin programs the timer current, while the VON pin sets the comparator threshold. Frequency is approximately constant across VIN1 variations and can be stabilized across VOUT changes by tying VON to VOUT - equations and design guidance are provided in the Applications Information section of the datasheet.
What is the function of the VRNG pin on the LTC3713EG#PBF?
The VRNG pin on the LTC3713EG#PBF sets the nominal current-sense voltage range: 10× the VRNG voltage equals the nominal sense threshold (e.g., 1V at VRNG = 100 mV). It directly determines the maximum allowable sense voltage (79–214 mV depending on VRNG and VFB1), which in turn defines the peak valley current limit. VRNG can be tied to SGND (70 mV default), INTVCC (140 mV), or a resistive divider (0.5–2V) for precise current-limit tuning.
Can the LTC3713EG#PBF operate with only one input supply?
Yes, the LTC3713EG#PBF can operate with a single input supply by connecting both VIN1 and VIN2 to the same rail (e.g., 2.5V). In this configuration, the boost section generates INTVCC from that rail, and the buck section regulates the output. However, optimal efficiency and regulation are achieved when VIN2 is ≥1.5V and VIN1 is ≥1.5V - confirmed by test data in Figure 1 and the Electrical Characteristics table under VIN2(MIN) = 0.9V and VIN1 min = 1.5V conditions.
LTC3713EG#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Output Type:
- Transistor Driver
- Function:
- Step-Up, Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck, Boost
- Number of Outputs:
- 2
- Output Phases:
- 1
- Voltage - Supply (Vcc/Vdd):
- 1.5V ~ 36V
- Frequency - Switching:
- 1.4MHz
- Duty Cycle (Max):
- 90%
- Synchronous Rectifier:
- Yes
- Clock Sync:
- No
- Serial Interfaces:
- -
- Control Features:
- Enable, Power Good, Soft Start
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-SSOP
LTC3713EG#PBF FAQ
1.How can I place an order for LTC3713EG#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3713EG#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3713EG#PBF reliable?
The price and inventory of LTC3713EG#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3713EG#PBF is usually 5 days.
3.What payment methods are accepted for LTC3713EG#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3713EG#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3713EG#PBF?
LTC3713EG#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3713EG#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3713EG#PBF?
For technical support, including LTC3713EG#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3713EG#PBF requirements.
6.How does Aetrix verify that LTC3713EG#PBF is sourced from the original manufacturer or authorized distributors?
All LTC3713EG#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3713EG#PBF meets industry standards.
7.What is the process for return or replacement of LTC3713EG#PBF?
All LTC3713EG#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3713EG#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3713EG#PBF part is unused and in its original packaging.
Return procedure for LTC3713EG#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3713EG#PBF Tags

-
UCC28C45DR
Texas Instruments

-
UCC28C40DR
Texas Instruments

-
UCC28C43DR
Texas Instruments

-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments

-
MIC2102YML-TR
Microchip Technology

-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments

-
LM5155DSSR
Texas Instruments

-
LM25085MYX/NOPB
Texas Instruments

-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

