Analog Devices Inc. LTC3721EUF-1#PBF
- Part No.:
- LTC3721EUF-1#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 16-WQFN Exposed Pad
- Datasheet:
-
LTC3721EUF-1#PBF.pdf
- Description:
- IC REG CTRLR PUSH-PULL 16QFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,209
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3721EUF-1#PBF from Analog Devices (formerly Linear Technology) is a high-efficiency push-pull PWM controller IC designed for isolated DC/DC power converters. It delivers peak current mode control, programmable dead-time (90–300 ns), adjustable leading edge blanking (40–320 ns), and 1.5A sink / 1A source MOSFET drivers. It operates up to 1 MHz (CT oscillator) and supports telecom infrastructure and server power supplies requiring compact, reliable isolation.
For engineers reviewing the LTC3721EUF-1#PBF datasheet, LTC3721EUF-1#PBF pinout, LTC3721EUF-1#PBF application, or LTC3721EUF-1#PBF equivalent, this page provides verified technical context, package-specific pin mapping, real-world application constraints, and validated alternative options - all grounded in the official Linear Technology/LTC3721-1 datasheet (SN37211 FS Rev. C).
Technical Context
The LTC3721EUF-1#PBF implements true peak current mode control with single-resistor slope compensation and 100 ns leading edge blanking delay (programmable via RLEB). Its dual 180° out-of-phase outputs (DRVA/DRVB) drive external N-channel MOSFETs in push-pull topology with independently adjustable dead-time via DPRG–VREF resistor network.
It integrates a 5.0V ±1% reference (18 mA capable), 10.25V VCC shunt regulator (40 mA sink), and dual protection architecture: cycle-by-cycle current limiting at 300 mV on CS and hiccup-mode shutdown at 600 mV. Operating temperature range is –40°C to +85°C with 125°C junction limit.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC UVLO Threshold | 10.25 V (enables switching only after stable bias rail is established) |
| Max Oscillator Frequency | 1 MHz (CT pin; output drivers switch at 500 kHz max due to 2× division) |
| Driver Output Strength | 1.5 A sink / 1 A source (direct gate drive for low-RDS(on) MOSFETs without external buffers) |
| Current Sense Thresholds | 300 mV (pulse-by-pulse limit), 600 mV (hiccup-mode shutdown) |
| Reference Voltage Accuracy | ±1% over temperature (5.000 V ±10 mV, total variation 4.900–5.100 V) |
| Dead-Time Range | 90–300 ns (programmed externally via resistor from DPRG to VREF) |
| Start-Up Current | 230 µA max (enables use of high-value trickle-charge resistors in auxiliary bias designs) |
Pinout & Package
Package: 16-lead (4 mm × 4 mm) plastic QFN with exposed thermal pad (Pin 17 = GND, must be soldered to PCB ground plane). Pin pitch: 0.5 mm. RoHS-compliant, lead-free (PbF).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DRVB (Pin 1) | Push-pull driver B output | 1.5A sink / 1A source totem-pole stage; drives gate of secondary-side MOSFET in 180° anti-phase with DRVA |
| VCC (Pin 2) | Bias supply input & shunt regulator | Internally regulated at 10.25 V; sinks up to 40 mA; enables chip operation only above UVLO threshold |
| DRVA (Pin 3) | Push-pull driver A output | 1.5A sink / 1A source totem-pole stage; drives gate of primary-side MOSFET; complementary to DRVB |
| PGND (Pin 4) | Power ground return | Dedicated low-impedance path for driver return currents; separate from SGND to reduce noise coupling |
| SGND (Pin 5) | Signal ground reference | Reference for FB, COMP, UVLO, SS, RLEB, CS; star-connected near VREF/VIN bypass caps for stability |
| CT (Pin 6) | Oscillator timing capacitor node | Accepts 2.35 Vpp ramp; sets frequency via CT = 1/(14.8k·FOSC); requires ±5% ceramic cap |
| DPRG (Pin 8) | Dead-time programming input | 2 V nominal voltage; current into DPRG sets dead-time (90–300 ns); max 350 µA allowed |
| CS (Pin 9) | Current sense comparator input | Receives sensed voltage from external resistor/transformer; hosts 300 mV/600 mV comparators and slope compensation current |
| COMP (Pin 10) | Error amplifier output | Drives PWM modulator; connects to external compensation network (R-C-Zener) for loop stability |
| RLEB (Pin 11) | Leading edge blanking timing | 10k–100k resistor to GND programs blanking window (40–320 ns); ties to VREF to disable |
| FB (Pin 12) | Voltage feedback input | Inverting input of error amp; regulates output when FB = 1.200 V ±10 mV (precision internal reference) |
| SS (Pin 13) | Soft-start timing capacitor | Charged by 13 µA internal current; controls ramp rate of current command; discharges during fault for hiccup restart |
| UVLO (Pin 14) | System undervoltage lockout input | 5.0 V threshold comparator; sources 10 µA for hysteresis; used to enable/disable full converter operation |
| VREF (Pin 15) | 5.0 V precision reference output | ±1% accuracy; supplies up to 18 mA; decoupled with 1 µF ceramic cap to SGND |
| NC (Pins 7, 16) | No connect | Not internally bonded; leave unconnected or tie to SGND per layout best practice |
Key Features
| Feature | Design Value |
|---|---|
| Programmable dead-time | Adjustable 90–300 ns via single resistor (DPRG–VREF), preventing shoot-through in push-pull MOSFET pairs |
| Integrated 5.0 V reference | ±1% initial accuracy, 4.900–5.100 V total variation over temp/load; powers external circuitry up to 18 mA |
| Low start-up current | 230 µA max enables use of 430 kΩ start-up resistor in off-line 85–270 VRMS applications |
| Hiccup-mode short-circuit protection | Automatic soft-start retry after fault clearance; SS pin oscillates 0.5–4 V during sustained overload |
| Independent leading edge blanking | 40–320 ns programmable blanking window eliminates noise-induced false triggering on CS pin |
| VCC shunt regulator | 10.25 V "on" / ~6 V "off" with 4.2 V hysteresis; tolerates loosely regulated auxiliary windings |
Applications
| Telecom Infrastructure Power | Distributed Power Architecture |
|---|---|
|
Use Scenario: Isolated 48 V input to 12 V/50 A intermediate bus in central office equipment. IC Role / Device Role / Timing Role: Push-pull controller generating complementary 45% duty-cycle, 300 kHz square waves to drive two N-channel MOSFETs across center-tapped transformer primary. Use Value: High driver strength (1.5 A sink) ensures fast MOSFET turn-off under heavy load; programmable dead-time prevents cross-conduction losses at high ambient temperatures. |
Use Scenario: Point-of-load (POL) converter receiving 12 V from backplane, delivering 3.3 V/20 A to FPGA core logic. IC Role / Device Role / Timing Role: Primary-side controller for isolated push-pull stage feeding synchronous rectifier secondary; regulates via optocoupler feedback to FB pin. Use Value: 1.200 V FB reference tolerance (±10 mV) enables tight output regulation; low quiescent current (6 mA) minimizes no-load losses in always-on systems. |
| Server Power Supply | High-Density Power Module |
|
Use Scenario: 380 V DC input (from PFC stage) to 12 V/100 A main output in rack-mounted server PSU. IC Role / Device Role / Timing Role: High-efficiency push-pull controller driving SiC MOSFETs at 500 kHz; uses auxiliary winding for VCC bias and UVLO monitoring. Use Value: 1 MHz CT oscillator capability allows 500 kHz operation with margin; VCC shunt (10.25 V) tolerates wide input transients without external LDO. |
Use Scenario: Compact 50 W isolated module for industrial I/O interface, housed in 25 mm × 25 mm footprint. IC Role / Device Role / Timing Role: Integrated controller enabling minimal external component count: only CT, DPRG, RLEB, CS sense resistor, and COMP compensation network required. Use Value: QFN-16 (4 mm × 4 mm) package with exposed pad reduces thermal resistance (θJA = 100°C/W); supports >10 W/cm² power density in convection-cooled modules. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar push-pull controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC2897A | Fixed 180° phase, no programmable dead-time; 1.25 A sink / 0.75 A source drivers; requires external slope compensation | Designed for active-clamp forward, not native push-pull; lacks integrated VCC shunt and system UVLO | Choose UCC2897A only if active-clamp topology is preferred and dead-time tuning is unnecessary. |
| MAX5069A | Peak current mode with 1.2 A sink / 0.8 A source; fixed 100 ns dead-time; no RLEB or DPRG pins | Optimized for half-bridge; requires external bootstrap diodes; no integrated 5 V reference | Prefer MAX5069A for half-bridge designs where integrated reference and blanking are non-critical. |
Compared with UCC2897A and MAX5069A, the LTC3721EUF-1#PBF uniquely combines programmable dead-time, leading edge blanking, integrated 5 V reference, and VCC shunt regulation - making it the only option among the three qualified for high-reliability, transformer-isolated push-pull converters demanding precise timing control and minimal external components.
Availability
LTC3721EUF-1#PBF is available at Aetrix Electronics and suitable for telecom infrastructure power, distributed power architecture, and server power supplies requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for LTC3721EUF-1#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains full product continuity, documentation, and support for the LTC portfolio. Linear pioneered high-performance analog and power management ICs for demanding industrial and communications applications.
The LTC3721-1 product line was specifically engineered for isolated push-pull DC/DC converters in space-constrained, high-efficiency systems - emphasizing robust gate drive, precise current sensing, and flexible protection features without external complexity.
FAQ
What is the maximum operating frequency of the LTC3721EUF-1#PBF?
The LTC3721EUF-1#PBF oscillator supports up to 1 MHz on the CT pin, but its push-pull outputs switch at half that frequency - i.e., maximum 500 kHz. This limitation arises from the internal 2× frequency division inherent to push-pull topology generation. The datasheet confirms 47–50% maximum duty cycle and 220–280 kHz typical oscillator range with 270 pF CT, scalable to 1 MHz with appropriate capacitor selection.
Does the LTC3721EUF-1#PBF require an external VCC supply or can it self-bias?
The LTC3721EUF-1#PBF includes an integrated 10.25 V shunt regulator on the VCC pin, enabling self-bias from an auxiliary transformer winding or pre-regulated rail. It draws only 230 µA at startup, allowing high-value start-up resistors (e.g., 430 kΩ for off-line inputs). Once enabled, VCC can drop to ~6 V while maintaining operation - eliminating need for external LDOs in most isolated designs.
How is dead-time programmed on the LTC3721EUF-1#PBF?
Dead-time on the LTC3721EUF-1#PBF is set by connecting a resistor between DPRG (Pin 8) and VREF (Pin 15). The nominal 2 V voltage at DPRG generates a current that linearly controls dead-time from 90 ns to 300 ns. An optional 200 kΩ resistor from DPRG to GND compensates for internal 10 µA current source, ensuring monotonic adjustment. Exceeding 350 µA into DPRG is prohibited.
Can the LTC3721EUF-1#PBF drive SiC or GaN MOSFETs directly?
Yes - the LTC3721EUF-1#PBF's 1.5 A sink / 1 A source drivers are rated for direct gate drive of low-Qg SiC and GaN devices at ≤500 kHz. Layout best practices apply: keep DRVA/DRVB traces short, use local 1 µF ceramic VCC bypass, and avoid series gate resistors unless needed for EMI control. Rise/fall times are <10 ns into 1 nF load, matching typical wide-bandgap FET requirements.
What is the purpose of the RLEB pin on the LTC3721EUF-1#PBF?
The RLEB (Pin 11) on the LTC3721EUF-1#PBF programs leading edge blanking time (40–320 ns) to suppress current-sense noise during MOSFET turn-on. A 10k–100k resistor from RLEB to GND sets the blanking window; tying RLEB to VREF disables blanking. This feature enables use of ground-referenced sense resistors and reduces filtering burden on the CS pin - critical for stable current-mode control in noisy environments.
LTC3721EUF-1#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Output Type:
- Transistor Driver
- Function:
- Step-Up/Step-Down
- Output Configuration:
- Positive, Isolation Capable
- Topology:
- Push-Pull
- Number of Outputs:
- 2
- Output Phases:
- 2
- Voltage - Supply (Vcc/Vdd):
- Up to 10V
- Frequency - Switching:
- Up to 1MHz
- Duty Cycle (Max):
- 50%
- Synchronous Rectifier:
- No
- Clock Sync:
- No
- Serial Interfaces:
- -
- Control Features:
- Current Limit, Soft Start
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QFN (4x4)
LTC3721EUF-1#PBF FAQ
1.How can I place an order for LTC3721EUF-1#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3721EUF-1#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3721EUF-1#PBF reliable?
The price and inventory of LTC3721EUF-1#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3721EUF-1#PBF is usually 5 days.
3.What payment methods are accepted for LTC3721EUF-1#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3721EUF-1#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3721EUF-1#PBF?
LTC3721EUF-1#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3721EUF-1#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3721EUF-1#PBF?
For technical support, including LTC3721EUF-1#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3721EUF-1#PBF requirements.
6.How does Aetrix verify that LTC3721EUF-1#PBF is sourced from the original manufacturer or authorized distributors?
All LTC3721EUF-1#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3721EUF-1#PBF meets industry standards.
7.What is the process for return or replacement of LTC3721EUF-1#PBF?
All LTC3721EUF-1#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3721EUF-1#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3721EUF-1#PBF part is unused and in its original packaging.
Return procedure for LTC3721EUF-1#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3721EUF-1#PBF Tags

-
UCC28C45DR
Texas Instruments

-
UCC28C40DR
Texas Instruments

-
UCC28C43DR
Texas Instruments

-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments

-
MIC2102YML-TR
Microchip Technology

-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments

-
LM5155DSSR
Texas Instruments

-
LM25085MYX/NOPB
Texas Instruments

-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

