My Inquiry
My Account
Analog Devices Inc. LTC3722EGN-2#PBF
- Part No.:
- LTC3722EGN-2#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 24-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
LTC3722EGN-2#PBF.pdf
- Description:
- IC REG CTRLR FULL-BRIDGE 24SSOP
- Quantity:
- Payment:
- Shipping:
Inventory:205
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3722EGN-2#PBF from Analog Devices is a voltage-mode, phase-shift PWM controller for zero-voltage-switched (ZVS) full-bridge DC/DC converters. It delivers adaptive/manual ZVS delay control, 50mA synchronous rectifier drivers (OUTE/OUTF), 24-pin SSOP package, and operates from –40°C to 85°C - used in telecom server power supplies delivering up to 240W at 12V output.
For engineers reviewing the LTC3722EGN-2#PBF datasheet, LTC3722EGN-2#PBF pinout, LTC3722EGN-2#PBF application, or LTC3722EGN-2#PBF equivalent, key selection criteria include ZVS delay programmability, voltage-mode vs current-mode architecture distinction (vs LTC3722-1), synchronous rectifier timing adjustability, and 24-pin GN package compatibility with gate driver interfaces like LTC4440/LTC3901.
Technical Context
The LTC3722EGN-2#PBF implements voltage-mode control using an internal RAMP input (Pin 2) level-shifted by 650mV, eliminating external slope compensation components required by the current-mode LTC3722-1 variant. Its phase modulator adjusts duty cycle via COMP voltage (0–4.5V), enabling 0–98.5% maximum phase shift.
ZVS operation is supported in both adaptive mode (via SBUS, ADLY, PDLY voltage dividers tied to bridge legs) and fixed-delay mode (ADLY/PDLY set to 0–2.5V). The device integrates six 50mA gate drivers (OUTA–OUTF), 5V VREF (±1.5% initial accuracy), and a 10.25V VCC UVLO with 4.2V hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Voltage Mode Control | Uses internal RAMP input (Pin 2); no external slope compensation needed - simplifies design vs current-mode LTC3722-1. |
| Oscillator Frequency | 250kHz typical (CT = 270pF); ±10% total variation over VCC and temperature - sets base switching frequency for full-bridge topology. |
| Max Phase Shift Range | 0–98.5% (COMP = 0–4.5V); enables precise duty cycle tuning for ZVS optimization across load range. |
| VREF Accuracy | 5.00V ±1.5% (initial); powers external circuitry up to 5mA - stable reference for feedback divider and gate driver biasing. |
| Driver Output Current | ±50mA per channel (OUTA–OUTF); drives high-side MOSFETs (A/C) and synchronous rectifiers (E/F) without external buffers. |
| VCC UVLO Threshold | 10.5V turn-on / 6.3V turn-off (4.2V hysteresis); ensures clean startup and shutdown sequencing in 36–72V telecom input systems. |
| Start-Up Current | 145µA typical; enables low-power auxiliary supply design - critical for high-efficiency standby operation. |
Pinout & Package
24-lead narrow plastic SSOP (GN package), 0.635mm pitch, JEDEC MO-179AC compliant. Exposed pad not electrically connected. RoHS-compliant lead-free finish (#PBF).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OUTA, OUTB, OUTC, OUTD | Full-bridge primary-side gate drivers | 50mA source/sink; OUTA/OUTC drive high-side MOSFETs, OUTB/OUTD drive low-side MOSFETs - requires external high-side drivers for A/C. |
| OUTE, OUTF | Synchronous rectifier drivers | 50mA ground-referenced outputs for secondary-side MOSFETs; timing adjustable via SPRG resistor - enables optimal FET turn-off to minimize conduction loss. |
| ADLY, PDLY, SBUS | ZVS delay control inputs | ADLY/PDLY set fixed delay (0–2.5V); SBUS = VREF enables fixed-mode ZVS; SBUS = 1.5V enables adaptive mode - determines ZVS transition timing per bridge leg. |
| FB | Error amplifier inverting input | Regulates output to 1.204V reference; connects to resistive divider from VOUT - sets precise 12V output in typical telecom application. |
| COMP | Error amplifier output / phase modulator input | Voltage-controlled phase shift (0–4.5V → 0–98.5%); interfaces directly with optocoupler feedback loop - closes regulation loop without external compensation. |
| VREF | 5V precision reference output | ±1.5% initial accuracy; supplies gate drivers, UVLO divider, and external circuitry - eliminates need for separate reference IC. |
| UVLO | System undervoltage lockout programming | 5V threshold with 10µA hysteresis current; resistor divider sets system turn-on voltage - ensures reliable startup in 48V distributed power architectures. |
| CT | Oscillator timing capacitor | Connects to 270pF ±5% ceramic capacitor; sets 250kHz switching frequency - defines core timing for ZVS transitions and power delivery pulses. |
Key Features
| Feature | Design Value |
|---|---|
| Fixed ZVS Delay Mode | ADLY/PDLY pins accept 0–2.5V to program passive/active leg delays independently - enables secondary-side control without sensing primary currents. |
| Adaptive ZVS with DirectSense™ | SBUS input monitors bus voltage to dynamically adjust ZVS timing across line/load variations - maintains >95% efficiency from 36V to 72V input. |
| Integrated Synchronous Rectifier Timing | SPRG pin sets turn-off delay for OUTE/OUTF via single resistor - eliminates external timing logic and optimizes body-diode conduction time. |
| Voltage-Mode Architecture | No CS pin required for slope compensation; uses internal RAMP input - reduces component count and noise sensitivity vs current-mode alternatives. |
| Low Quiescent Current | 145µA start-up / 8mA operating current - supports energy-efficient standby modes in server PSUs meeting 80 PLUS Titanium requirements. |
Applications
| Telecom Rectifier Module | Server PSU Primary Controller |
|---|---|
Use Scenario: 48V input, 12V/20A output DC/DC conversion in carrier-grade telecom rectifier shelves. IC Role / Device Role / Timing Role: Full-bridge phase-shift PWM controller managing ZVS transitions and synchronous rectification timing. Use Value: Enables >95% peak efficiency at full load while maintaining ZVS across 10–100% load range - reduces thermal stress on primary MOSFETs and heatsink size. |
Use Scenario: Primary-side controller in 800W redundant server power supply with 36–72V input range. IC Role / Device Role / Timing Role: Voltage-mode controller coordinating four primary switches and two synchronous rectifiers via six independent drivers. Use Value: Eliminates need for external slope compensation and leading-edge blanking circuitry - reduces BOM count by 4–6 components per board. |
| Distributed Power Architecture (DPA) | Industrial Isolated DC/DC Converter |
Use Scenario: Intermediate bus converter supplying 12V to multiple point-of-load regulators in data center rack systems. IC Role / Device Role / Timing Role: Adaptive ZVS controller synchronizing with upstream AC/DC stage via SYNC pin. Use Value: Supports synchronized switching to suppress EMI peaks and simplify filtering - meets CISPR 32 Class B conducted emissions without oversized chokes. |
Use Scenario: 400W isolated 24V-to-12V converter for industrial PLC power modules requiring wide temperature operation. IC Role / Device Role / Timing Role: Robust full-bridge controller with 150°C junction-rated variants (H-grade) and fault protection. Use Value: Built-in hiccup-mode short-circuit protection and cycle-by-cycle current limiting prevent latch-up during motor stall events - improves system reliability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar full-bridge phase-shift PWM controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC28950PW | Voltage-mode controller with integrated 1.5A gate drivers; no separate synchronous rectifier timing control; 16-pin HTSSOP. | Requires external MOSFET drivers for high-side switches; lacks dedicated OUTE/OUTF outputs for secondary-side FETs. | Select when higher drive strength is needed and secondary-side synchronous rectification is handled externally. |
| LTC3722EGN-1#PBF | Current-mode variant with CS pin, programmable slope compensation, and leading-edge blanking (RLEB pin); identical pinout and package. | Better transient response under dynamic load steps; requires additional RC network for slope compensation vs voltage-mode simplicity. | Select for applications demanding tighter output regulation during rapid load changes, e.g., CPU VRM front-end stages. |
Compared with UCC28950PW and LTC3722EGN-1#PBF, the LTC3722EGN-2#PBF offers simplified voltage-mode control without slope compensation components, dedicated synchronous rectifier drivers (OUTE/OUTF), and adaptive ZVS timing - making it optimal for cost-sensitive, high-efficiency telecom and server power where secondary-side FET control is integral.
Availability
LTC3722EGN-2#PBF is available at Aetrix Electronics and suitable for telecom rectifier modules, server power supplies, and distributed power architecture converters requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for LTC3722EGN-2#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global semiconductor company specializing in high-performance analog, mixed-signal, and digital signal processing technologies for precision instrumentation, power management, and industrial systems.
The LTC3722 product line delivers phase-shifted full-bridge controllers optimized for zero-voltage-switched DC/DC conversion in high-density, high-efficiency power supplies - targeting telecom infrastructure, enterprise servers, and industrial isolated converters.
FAQ
What is the key functional difference between LTC3722EGN-2#PBF and LTC3722EGN-1#PBF?
The LTC3722EGN-2#PBF uses voltage-mode control with an internal RAMP input (Pin 2), eliminating the need for external slope compensation components. In contrast, the LTC3722EGN-1#PBF employs current-mode control requiring a CS pin, programmable slope compensation, and leading-edge blanking via RLEB. Both share identical pinout and package but differ in control architecture, transient response, and external component count.
How does the LTC3722EGN-2#PBF implement zero-voltage switching (ZVS) in adaptive mode?
In adaptive mode, the LTC3722EGN-2#PBF monitors the main DC bus via SBUS (set to 1.5V at nominal VIN) and uses ADLY/PDLY inputs connected to bridge-leg voltage dividers to dynamically adjust turn-on delays for active and passive legs. This real-time adjustment maintains ZVS across varying input voltage and load conditions without manual trimming - enabled by Analog Devices' DirectSense™ technology.
Can the LTC3722EGN-2#PBF drive high-side MOSFETs directly?
No, the LTC3722EGN-2#PBF cannot drive high-side MOSFETs directly. Its OUTA and OUTC outputs are ground-referenced and require external high-side gate drivers (e.g., LTC4440) to interface with high-side primary switches. However, it directly drives synchronous rectifiers on the secondary side via OUTE and OUTF - which are also ground-referenced but isolated by the transformer.
What is the purpose of the SPRG pin on the LTC3722EGN-2#PBF?
The SPRG pin on the LTC3722EGN-2#PBF sets the turn-off delay for synchronous rectifier drivers OUTE and OUTF using a single resistor to GND. This allows precise timing adjustment to minimize body-diode conduction loss in secondary-side MOSFETs - critical for achieving >95% efficiency in 12V output telecom converters.
Does the LTC3722EGN-2#PBF support synchronization with external clock sources?
Yes, the LTC3722EGN-2#PBF supports external synchronization via the SYNC pin (Pin 1), which accepts CMOS/TTL-compatible signals. When driven externally, the internal oscillator locks to half the input frequency - enabling synchronized operation across multiple converters to reduce EMI and simplify thermal management in multi-rail power systems.
LTC3722EGN-2#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Output Type:
- Transistor Driver
- Function:
- Step-Up/Step-Down
- Output Configuration:
- Positive, Isolation Capable
- Topology:
- Full-Bridge
- Number of Outputs:
- 2
- Output Phases:
- 2
- Voltage - Supply (Vcc/Vdd):
- 3.8V ~ 10.25V
- Frequency - Switching:
- -
- Duty Cycle (Max):
- 98.5%
- Synchronous Rectifier:
- Yes
- Clock Sync:
- Yes
- Serial Interfaces:
- -
- Control Features:
- Current Limit, Ramp, Soft Start
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-SSOP
LTC3722EGN-2#PBF FAQ
1.How can I place an order for LTC3722EGN-2#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3722EGN-2#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3722EGN-2#PBF reliable?
The price and inventory of LTC3722EGN-2#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3722EGN-2#PBF is usually 5 days.
3.What payment methods are accepted for LTC3722EGN-2#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3722EGN-2#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3722EGN-2#PBF?
LTC3722EGN-2#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3722EGN-2#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3722EGN-2#PBF?
For technical support, including LTC3722EGN-2#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3722EGN-2#PBF requirements.
6.How does Aetrix verify that LTC3722EGN-2#PBF is sourced from the original manufacturer or authorized distributors?
All LTC3722EGN-2#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3722EGN-2#PBF meets industry standards.
7.What is the process for return or replacement of LTC3722EGN-2#PBF?
All LTC3722EGN-2#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3722EGN-2#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3722EGN-2#PBF part is unused and in its original packaging.
Return procedure for LTC3722EGN-2#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3722EGN-2#PBF Tags
-
UCC28C45DR
Texas Instruments
-
UCC28C40DR
Texas Instruments
-
UCC28C43DR
Texas Instruments
-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments
-
MIC2102YML-TR
Microchip Technology
-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments
-
LM5155DSSR
Texas Instruments
-
LM25085MYX/NOPB
Texas Instruments
-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
