My Inquiry
My Account
Analog Devices Inc. LTC3722IGN-1#TRPBF
- Part No.:
- LTC3722IGN-1#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 24-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
LTC3722IGN-1#TRPBF.pdf
- Description:
- IC REG CTRLR FULL-BRIDGE 24SSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,563
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3722IGN-1#TRPBF from Analog Devices is a peak current mode, phase-shift PWM controller for zero-voltage-switched (ZVS) full-bridge DC/DC converters. It delivers adaptive ZVS delay control, programmable slope compensation, and 50mA gate drivers for six external MOSFETs (OUTA–OUTF), enabling high-efficiency telecom and server power supplies operating from 36V to 72V input.
For engineers reviewing the LTC3722IGN-1#TRPBF datasheet, LTC3722IGN-1#TRPBF pinout, LTC3722IGN-1#TRPBF application, or LTC3722IGN-1#TRPBF equivalent, this controller supports precise timing of active/passive leg transitions, synchronous rectifier drive with programmable turn-off delay, and system-level UVLO with adjustable hysteresis - critical for robust ZVS implementation across wide load and temperature ranges.
Technical Context
The LTC3722IGN-1#TRPBF implements peak current mode control with internal slope compensation and leading edge blanking (programmable via RLEB). Its phase modulator adjusts duty overlap between diagonal bridge legs using COMP voltage (0–4.5V), delivering 0.5% to 98.5% phase shift range.
ZVS operation is enabled through dual delay paths: ADLY/PDLY inputs accept voltage-divided bus signals for adaptive control, or fixed delays set by resistor dividers (SBUS = VREF). Internal 5V reference (±1.5% initial accuracy) powers external circuitry and sets DPRG/SPRG timing resistors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Oscillator Frequency | 250 kHz typical (225–275 kHz initial accuracy); sets base switching period for full-bridge topology |
| Phase Shift Range | 0.5% to 98.5% (COMP = 0V to 4.5V); directly controls power delivery pulse width in ZVS operation |
| VCC UVLO Threshold | 10.5 V (typ), 3.8 V hysteresis; ensures reliable startup/shutdown at system input rail |
| System UVLO Threshold | 5.0 V (typ) on UVLO pin with 10 µA hysteresis current; enables accurate input voltage monitoring |
| Output Drive Capability | ±50 mA per OUTx pin (OUTA–OUTF); sufficient to drive gate drivers like LTC4440 without external buffers |
| Reference Voltage | 5.00 V ±1.5% (VREF), 18 mA max output; powers timing resistors (DPRG, SPRG) and external bias networks |
| Start-Up Current | 145 µA (ICCST); enables low-power sequencing in high-reliability power systems |
Pinout & Package
Package: 24-lead narrow plastic SSOP (GN), –40°C to 85°C operating junction temperature, θJA = 100°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OUTA, OUTC | High-side active/passive leg drivers | Drive upper MOSFETs in full-bridge; require external high-side gate drivers (e.g., LTC4440) |
| OUTB, OUTD | Low-side active/passive leg drivers | Ground-referenced outputs; interface directly to low-side MOSFET gates |
| OUTE, OUTF | Synchronous rectifier drivers | 50 mA sink/source; timed relative to OUTA–OUTD for secondary-side efficiency optimization |
| ADLY, PDLY | ZVS delay control inputs | Voltage-programmed inputs (0–2.5 V) for active/passive leg transition timing in fixed-mode ZVS |
| SBUS | Bus voltage sense input | Configures adaptive vs. fixed ZVS mode: tied to VREF for fixed delay, to divider for adaptive control |
| DPRG | Default ZVS delay programming | Resistor-to-VREF sets maximum turn-on delay for A/B/C/D outputs (e.g., 60.4 kΩ → 100 ns timeout) |
| SPRG | Synchronous rectifier turn-off delay | Resistor-to-GND sets dead-time for OUTF/OUTE (e.g., 100 kΩ → 220 ns turn-off delay) |
| CS | Current sense input | Accepts shunt voltage; hosts pulse-by-pulse limit (300 mV threshold) and overload detection (650 mV) |
| COMP | Error amplifier output | Drives phase modulator; 0–4.5 V range maps to 0.5–98.5% phase shift; 2–5 mA sink capability |
| FB | Voltage feedback input | 1.204 V nominal regulation point; connects to resistor divider from output to set regulated voltage |
Key Features
| Feature | Design Value |
|---|---|
| Adaptive ZVS with DirectSense™ | Eliminates external trim components by dynamically adjusting turn-on delays based on real-time bus voltage (SBUS) |
| Programmable synchronous rectifier timing | Single resistor (SPRG) sets turn-off delay for OUTE/OUTF, optimizing secondary-side conduction loss |
| Adjustable leading edge blanking | RLEB resistor (10–100 kΩ) programs 40–310 ns blanking window on CS, rejecting gate-drive noise during switching transitions |
| Integrated 5V reference and LDO | VREF supplies up to 18 mA; internal 5V LDO powers internal logic and supports external biasing without auxiliary supply |
| Soft-start with fault recovery | SS capacitor controls ramp rate; fault condition discharges SS to initiate automatic restart with controlled current command |
Applications
| Telecom Rectifier Modules | Server PSU Main Converter |
|---|---|
Use Scenario: 48V input, 12V/20A output DC/DC stage in distributed power architecture. IC Role / Device Role / Timing Role: Controls ZVS full-bridge primary with adaptive delay tuning to maintain soft-switching down to 10% load. Use Value: Achieves >94% efficiency at full load and >90% at 20% load by eliminating body-diode conduction losses via precise phase-shift control. |
Use Scenario: 36–72V input, 12V/20A isolated converter in redundant 1+1 server power supply. IC Role / Device Role / Timing Role: Manages four primary-side MOSFETs and two synchronous rectifiers with independent active/passive leg timing. Use Value: Enables single-chip ZVS control with programmable UVLO hysteresis (8.5–11.5 µA) for stable brown-in/brown-out behavior in mission-critical systems. |
| Industrial HVDC Power Systems | Base Station RF Power Amplifier Supply |
Use Scenario: 60V nominal input, 48V/15A output for industrial PLC backplane distribution. IC Role / Device Role / Timing Role: Implements fixed-mode ZVS using SBUS = VREF and ADLY/PDLY voltage dividers for predictable timing under EMI-sensitive conditions. Use Value: Reduces external component count by integrating 5V reference, shunt regulator (10.3V), and 50mA drivers - no auxiliary bias required. |
Use Scenario: 48V input, 28V/10A output for GaN-based RF PA bias rails requiring low-noise, fast-transient response. IC Role / Device Role / Timing Role: Delivers cycle-by-cycle current limiting (300 mV CS threshold) and hiccup-mode short-circuit protection to safeguard expensive RF stages. Use Value: Maintains ZVS across 5–100% load via programmable slope compensation (30–68 µA), preventing subharmonic oscillation in high-gain current loops. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar full-bridge phase-shift controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC3895PW | Voltage mode only; no adaptive ZVS; requires external slope compensation and blanking circuitry | Lacks integrated synchronous rectifier timing and SBUS-based adaptive control | Choose when legacy design reuse or cost sensitivity outweighs ZVS optimization needs |
| LTC3722IGN-2#TRPBF | Voltage mode control (vs. LTC3722IGN-1#TRPBF's peak current mode); fixed 80ns leading edge blanking | Better suited for designs where loop stability dominates over transient response speed | Select for simplified compensation in stable, high-inertia loads where current sensing complexity is undesirable |
Compared with UCC3895PW and LTC3722IGN-2#TRPBF, the LTC3722IGN-1#TRPBF provides superior dynamic response via peak current mode control, eliminates external blanking/slope components, and enables adaptive ZVS - reducing BOM count and improving light-load efficiency in telecom/server applications.
Availability
LTC3722IGN-1#TRPBF is available at Aetrix Electronics and suitable for telecom rectifier modules, server power supplies, and industrial HVDC systems requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for LTC3722IGN-1#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global semiconductor leader specializing in high-performance analog, mixed-signal, and digital signal processing technologies for precision, power, and connectivity applications.
The LTC3722IGN-1#TRPBF belongs to Analog Devices' Power Management product line, designed specifically for high-efficiency, isolated DC/DC conversion in infrastructure and computing power systems demanding ZVS capability and tight regulation.
FAQ
What is the operating temperature range for the LTC3722IGN-1#TRPBF?
The LTC3722IGN-1#TRPBF is rated for an operating junction temperature range of –40°C to 85°C. This rating is guaranteed per Analog Devices' characterization and statistical process control, and applies to the GN package variant used in the LTC3722IGN-1#TRPBF. Thermal design must ensure θJA = 100°C/W does not exceed TJMAX = 125°C under worst-case ambient and power dissipation conditions.
How does the LTC3722IGN-1#TRPBF implement adaptive zero-voltage switching?
The LTC3722IGN-1#TRPBF implements adaptive ZVS using its SBUS, ADLY, and PDLY pins. When SBUS is connected to a resistor divider from VIN, the IC senses bus voltage and dynamically adjusts active/passive leg turn-on delays via ADLY and PDLY. This DirectSense™ technique compensates for component tolerances and load variations, maintaining ZVS across 5–100% load without manual trimming.
Can the LTC3722IGN-1#TRPBF drive MOSFETs directly, or does it require external gate drivers?
The LTC3722IGN-1#TRPBF provides six 50mA gate drivers (OUTA–OUTF) but cannot drive power MOSFETs directly in most full-bridge implementations. OUTB and OUTD are ground-referenced and may drive low-side MOSFETs directly at modest currents; OUTA and OUTC require high-side gate drivers (e.g., LTC4440); OUTE and OUTF drive synchronous rectifiers on the secondary side and typically interface with dedicated SR controllers or discrete buffers.
What is the function of the RLEB pin on the LTC3722IGN-1#TRPBF?
The RLEB pin on the LTC3722IGN-1#TRPBF sets the leading edge blanking time for the current sense (CS) input. A resistor (10k–100kΩ) between RLEB and GND programs blanking from 40ns to 310ns, suppressing false current-limit triggers caused by gate-drive-induced spikes during MOSFET turn-on. This feature is exclusive to the LTC3722-1 variant and is not present in the LTC3722-2.
Does the LTC3722IGN-1#TRPBF include built-in protection features?
Yes, the LTC3722IGN-1#TRPBF integrates multiple protection functions: cycle-by-cycle current limiting (300 mV CS threshold), overload shutdown (650 mV CS threshold), hiccup-mode short-circuit response, soft-start with fault-triggered restart, and UVLO with programmable hysteresis. These operate independently of external components, enhancing system reliability in telecom and server power applications.
LTC3722IGN-1#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Type:
- Transistor Driver
- Function:
- Step-Up/Step-Down
- Output Configuration:
- Positive, Isolation Capable
- Topology:
- Full-Bridge
- Number of Outputs:
- 2
- Output Phases:
- 2
- Voltage - Supply (Vcc/Vdd):
- 3.8V ~ 10.25V
- Frequency - Switching:
- -
- Duty Cycle (Max):
- 98.5%
- Synchronous Rectifier:
- Yes
- Clock Sync:
- Yes
- Serial Interfaces:
- -
- Control Features:
- Current Limit, Ramp, Soft Start
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-SSOP
LTC3722IGN-1#TRPBF FAQ
1.How can I place an order for LTC3722IGN-1#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3722IGN-1#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3722IGN-1#TRPBF reliable?
The price and inventory of LTC3722IGN-1#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3722IGN-1#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC3722IGN-1#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3722IGN-1#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3722IGN-1#TRPBF?
LTC3722IGN-1#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3722IGN-1#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3722IGN-1#TRPBF?
For technical support, including LTC3722IGN-1#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3722IGN-1#TRPBF requirements.
6.How does Aetrix verify that LTC3722IGN-1#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC3722IGN-1#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3722IGN-1#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC3722IGN-1#TRPBF?
All LTC3722IGN-1#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3722IGN-1#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3722IGN-1#TRPBF part is unused and in its original packaging.
Return procedure for LTC3722IGN-1#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3722IGN-1#TRPBF Tags
-
UCC28C45DR
Texas Instruments
-
UCC28C40DR
Texas Instruments
-
UCC28C43DR
Texas Instruments
-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments
-
MIC2102YML-TR
Microchip Technology
-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments
-
LM5155DSSR
Texas Instruments
-
LM25085MYX/NOPB
Texas Instruments
-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
