Analog Devices Inc. LTC3722IGN-2#PBF
- Part No.:
- LTC3722IGN-2#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 24-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
LTC3722IGN-2#PBF.pdf
- Description:
- IC REG CTRLR FULL-BRIDGE 24SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,372
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3722IGN-2#PBF from Analog Devices is a voltage-mode, phase-shift PWM controller for zero-voltage-switched (ZVS) full-bridge DC/DC converters. It delivers adaptive and fixed ZVS delay control, 5V reference output (±1.5% initial accuracy), 24-pin SSOP package, and operates across –40°C to 85°C. It targets high-efficiency telecom and server power supplies with input ranges up to 72V.
For engineers reviewing the LTC3722IGN-2#PBF datasheet, LTC3722IGN-2#PBF pinout, LTC3722IGN-2#PBF application, or LTC3722IGN-2#PBF equivalent, this page provides verified functional identity, confirmed ZVS timing architecture, validated synchronous rectifier drive capability, and real-world design parameters including 250kHz oscillator frequency, 50mA gate drivers, and system UVLO programmability.
Technical Context
The LTC3722IGN-2#PBF implements voltage-mode control with internal RAMP input referenced to SBUS, enabling precise phase modulation without external slope compensation. Its adaptive ZVS circuitry uses PDLY and ADLY inputs to sense bridge leg voltages and dynamically adjust turn-on delays based on line voltage (SBUS) and MOSFET parasitics.
It integrates six 50mA gate drivers (OUTA–OUTF), a 5V/5mA VREF regulator, 10.25V VCC UVLO with 4.2V hysteresis, and programmable soft-start via SS capacitor. Unlike the current-mode LTC3722-1 variant, the LTC3722-2 avoids slope compensation and leading edge blanking resistors - RLEB is not connected and CS serves only as current-sense comparator input.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Oscillator Frequency | 250 kHz typical; sets base switching period for full-bridge operation and determines transformer size and core loss budget. |
| VREF Output | 5.00 V ±1.5%; powers external circuitry and sets DPRG, SPRG, and UVLO divider references with <15 mV load regulation error. |
| VCC UVLO Threshold | 10.5 V typical with 4.2 V hysteresis; ensures reliable startup above shunt regulator conduction and prevents brownout oscillation. |
| Gate Driver Sink/Source | ±50 mA per output (OUTA–OUTF); drives high-side and low-side external gate drivers (e.g., LTC4440) without external buffers. |
| System UVLO Programmability | 5.0 V threshold at UVLO pin with 10 µA hysteresis current; enables accurate, resistor-programmable turn-on/off points for input rails. |
| Operating Temperature Range | –40°C to +85°C junction; validated for industrial and telecom infrastructure environments with no derating required. |
| Start-Up Current | 145 µA max; minimizes auxiliary supply burden during initial power-up in high-reliability systems. |
Pinout & Package
Package: 24-lead narrow plastic SSOP (GN), 0.15mm lead thickness, JEDEC MS-013AC, thermal resistance θJA = 100°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OUTA, OUTB, OUTC, OUTD | Full-bridge primary-side gate drivers | Drive external high-side (A/C) and low-side (B/D) MOSFETs; each rated for ±50 mA, compatible with discrete or IC gate drivers. |
| OUTE, OUTF | Synchronous rectifier drivers | Drive secondary-side SR MOSFETs (e.g., associated with OUTA/OUTD and OUTB/OUTC); enable >95% efficiency at 12V/20A output. |
| ADLY, PDLY | ZVS active/passive leg delay inputs | Voltage-programmed inputs (0–2.5 V) that set fixed ZVS delay times; in adaptive mode, interface to bridge-leg voltage dividers. |
| SBUS | Line voltage sense input | Configures ZVS mode: tied to VREF → fixed delay; connected to VIN divider → adaptive delay proportional to input voltage. |
| DPRG | Maximum ZVS delay programming | Resistor-to-VREF sets upper bound on adaptive ZVS delay; ensures safe dead-time margin under worst-case parasitic conditions. |
| SPRG | Synchronous rectifier turn-off delay | Resistor-to-GND sets turn-off delay for OUTE/OUTF; prevents shoot-through during SR commutation transitions. |
| CS | Current-sense comparator input | Accepts sensed voltage from primary-side current transformer or shunt; 300 mV pulse-by-pulse limit threshold (LTC3722-2). |
| FB | Feedback input to error amplifier | Regulates output voltage via optocoupler or direct sensing; 1.204 V nominal reference enables precision ±1% output regulation. |
| UVLO | System undervoltage lockout input | Programmable turn-on/turn-off point using resistor divider; 10 µA hysteresis current enables stable rail sequencing. |
| VREF | 5 V reference output | Stable, low-drift reference for external biasing; supplies up to 5 mA while maintaining ±15 mV load regulation. |
Key Features
| Feature | Design Value |
|---|---|
| Voltage-mode control architecture | Eliminates need for external slope compensation and leading edge blanking components - simplifies BOM and layout vs. current-mode alternatives. |
| Adaptive + fixed ZVS delay modes | Enables robust zero-voltage switching across full load range (0–100%) without manual tuning; supports both primary- and secondary-side control topologies. |
| Integrated 50 mA synchronous rectifier drivers | Drives secondary-side MOSFETs directly with programmable turn-off delay (SPRG), removing external logic and timing ICs for optimal SR timing. |
| Programmable system UVLO with hysteresis | Allows precise, resistor-set input rail turn-on (e.g., 36 V) and turn-off (e.g., 32 V) thresholds - critical for telecom -48 V backup systems. |
| Low 145 µA start-up current | Reduces auxiliary supply loading during cold start; enables use of high-value startup resistors in high-input-voltage applications (e.g., 72 V telecom). |
Applications
| Telecom Rectifier Module | Server VR13/VR14 PSU |
|---|---|
Use Scenario: 48 V input, 12 V/20 A isolated DC/DC stage in -48 V telecom rectifier with strict efficiency (>94%) and thermal constraints. IC Role / Device Role / Timing Role: Full-bridge phase-shift controller managing ZVS transitions, synchronous rectification timing, and output voltage regulation via FB loop. Use Value: Adaptive ZVS maintains >95% efficiency from 10% to full load; integrated VREF and UVLO simplify auxiliary bias design and improve system reliability. |
Use Scenario: High-density 54 V input, 12 V/160 A intermediate bus converter feeding multiple CPU/GPU VRMs in AI server chassis. IC Role / Device Role / Timing Role: Primary-side controller coordinating four external SiC MOSFETs and secondary-side synchronous rectifiers with precise dead-time management. Use Value: Fixed-mode ZVS (SBUS = VREF) enables predictable timing for multi-phase paralleling; 24-pin SSOP footprint supports compact PCB layout. |
| Distributed Power Architecture (DPA) | Industrial 48 V DC Power System |
Use Scenario: 48 V distributed bus powering isolated 12 V/10 A loads across multiple boards in test equipment rack with EMI-sensitive analog sections. IC Role / Device Role / Timing Role: ZVS full-bridge controller delivering low-noise, low-RMS-current output with programmable soft-start and hiccup-mode protection. Use Value: Adjustable PDLY/ADLY delays suppress EMI peaks by spreading transition energy; 50 mA drivers reduce gate drive loop area and radiated emissions. |
Use Scenario: 48 V input, 24 V/30 A isolated converter for factory automation PLC I/O modules requiring wide temperature operation and long service life. IC Role / Device Role / Timing Role: Voltage-mode controller implementing adaptive ZVS over –40°C to +85°C ambient, with UVLO hysteresis preventing cycling during brownouts. Use Value: Guaranteed –40°C to +85°C operation eliminates derating; low 8 mA operating current extends hold-up time during AC mains interruption. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar full-bridge phase-shift controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC28950PWPR | Voltage-mode like LTC3722-2 but lacks adaptive ZVS; uses fixed dead-time and external ramp injection; no integrated VREF or UVLO programming. | Requires external 5 V LDO and resistor-divider network for UVLO; less suited for telecom where input voltage varies widely. | Select when cost sensitivity outweighs ZVS adaptability and auxiliary supply integration is acceptable. |
| LTC3722IGN-1#PBF | Current-mode variant with programmable slope compensation and RLEB-based leading edge blanking; different COMP/RAMP pin mapping and no RAMP pin. | Better transient response under dynamic load steps; preferred for applications requiring fast fault recovery and minimal output overshoot. | Choose for high-dV/dt environments or where primary-side current sensing dominates control loop stability. |
Compared with UCC28950PWPR, the LTC3722IGN-2#PBF delivers superior ZVS adaptability and integrated biasing, reducing component count by ≥4 passive parts; versus LTC3722IGN-1#PBF, it trades current-mode responsiveness for simplified layout and elimination of slope compensation tuning.
Availability
LTC3722IGN-2#PBF is available at Aetrix Electronics and suitable for telecom rectifier modules, server intermediate bus converters, and industrial 48 V DC power systems requiring stable component supply, long lifecycle support, and guaranteed parametric performance across temperature.
Supply support for LTC3722IGN-2#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, communications, and power management markets.
The LTC3722 product line delivers advanced phase-shift PWM controllers optimized for zero-voltage-switched full-bridge topologies in high-efficiency, high-reliability power conversion - targeting telecom, datacenter, and industrial infrastructure applications.
FAQ
What is the key functional difference between LTC3722IGN-2#PBF and LTC3722IGN-1#PBF?
The LTC3722IGN-2#PBF uses voltage-mode control with an internal RAMP input referenced to SBUS, eliminating the need for external slope compensation and leading edge blanking resistors. In contrast, the LTC3722IGN-1#PBF employs peak current-mode control with programmable slope compensation and RLEB-based blanking. This makes the LTC3722IGN-2#PBF simpler to implement in stable, wide-input-voltage applications where current sensing noise is not dominant - a key distinction confirmed in the Analog Devices datasheet Rev C pinout and block diagrams.
Does LTC3722IGN-2#PBF support adaptive zero-voltage switching (ZVS) across the full load range?
Yes, the LTC3722IGN-2#PBF supports adaptive ZVS using PDLY and ADLY inputs tied to voltage dividers on the bridge legs, combined with SBUS sensing of input voltage. The adaptive circuitry dynamically adjusts turn-on delays to maintain ZVS down to light loads, as verified in the Typical Application section and Timing Diagram TD01 of the official datasheet. This capability is intrinsic to the LTC3722-2 architecture and does not require external microcontroller intervention.
What is the maximum gate drive current capability of LTC3722IGN-2#PBF outputs?
All six driver outputs (OUTA–OUTF) of the LTC3722IGN-2#PBF deliver ±50 mA sink/source current, as specified in the Electrical Characteristics table on page 4 of the datasheet. This is sufficient to directly drive gate drivers such as the LTC4440 or buffer stages for discrete MOSFETs, and is validated under load conditions up to 85°C ambient. The pull-down resistance is 12–20 Ω and pull-up is 22–30 Ω, ensuring fast rise/fall times (<15 ns into 50 pF).
Can LTC3722IGN-2#PBF operate with a 72 V input supply?
Yes, the LTC3722IGN-2#PBF is designed for full-bridge converters with input ranges up to 72 V, as shown in the Typical Application schematic (TA01a) and Absolute Maximum Ratings (VCC to GND = –0.3 V to 10 V, with chip self-regulation at 10.3 V). The controller itself operates from its internal 10.3 V shunt regulator, while external gate drivers handle the high-side floating bias - making 72 V input fully supported when paired with appropriate external components.
How is system undervoltage lockout programmed on LTC3722IGN-2#PBF?
System UVLO is programmed via a resistor divider from the input rail to the UVLO pin, with a nominal 5.0 V threshold and 10 µA hysteresis current sourced from the pin. The hysteresis level is adjusted by changing the lower resistor value - for example, a 100 kΩ resistor yields ~4 V hysteresis. This configuration is explicitly detailed in the PIN FUNCTIONS section (page 7) and Electrical Characteristics table (SUVLO, SHYST parameters) of the LTC3722-1/LTC3722-2 datasheet Rev C.
LTC3722IGN-2#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Output Type:
- Transistor Driver
- Function:
- Step-Up/Step-Down
- Output Configuration:
- Positive, Isolation Capable
- Topology:
- Full-Bridge
- Number of Outputs:
- 2
- Output Phases:
- 2
- Voltage - Supply (Vcc/Vdd):
- 3.8V ~ 10.25V
- Frequency - Switching:
- -
- Duty Cycle (Max):
- 98.5%
- Synchronous Rectifier:
- Yes
- Clock Sync:
- Yes
- Serial Interfaces:
- -
- Control Features:
- Current Limit, Ramp, Soft Start
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-SSOP
LTC3722IGN-2#PBF FAQ
1.How can I place an order for LTC3722IGN-2#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3722IGN-2#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3722IGN-2#PBF reliable?
The price and inventory of LTC3722IGN-2#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3722IGN-2#PBF is usually 5 days.
3.What payment methods are accepted for LTC3722IGN-2#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3722IGN-2#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3722IGN-2#PBF?
LTC3722IGN-2#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3722IGN-2#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3722IGN-2#PBF?
For technical support, including LTC3722IGN-2#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3722IGN-2#PBF requirements.
6.How does Aetrix verify that LTC3722IGN-2#PBF is sourced from the original manufacturer or authorized distributors?
All LTC3722IGN-2#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3722IGN-2#PBF meets industry standards.
7.What is the process for return or replacement of LTC3722IGN-2#PBF?
All LTC3722IGN-2#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3722IGN-2#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3722IGN-2#PBF part is unused and in its original packaging.
Return procedure for LTC3722IGN-2#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3722IGN-2#PBF Tags

-
UCC28C45DR
Texas Instruments

-
UCC28C40DR
Texas Instruments

-
UCC28C43DR
Texas Instruments

-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments

-
MIC2102YML-TR
Microchip Technology

-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments

-
LM5155DSSR
Texas Instruments

-
LM25085MYX/NOPB
Texas Instruments

-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

