Analog Devices Inc. LTC3723EGN-1#PBF
- Part No.:
- LTC3723EGN-1#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
LTC3723EGN-1#PBF.pdf
- Description:
- IC REG CTRLR PUSH-PULL 16SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:174
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3723EGN-1#PBF from Analog Devices (formerly Linear Technology) is a synchronous push-pull PWM controller IC designed for isolated DC/DC power converters. It implements peak current mode control with programmable slope compensation and leading edge blanking, delivers 1.5A sink / 1A source gate drive on DRVA/DRVB, supports up to 1MHz oscillator frequency (500kHz switching), and operates across –40°C to 85°C in telecom and infrastructure power systems.
For engineers reviewing the LTC3723EGN-1#PBF datasheet, LTC3723EGN-1#PBF pinout, LTC3723EGN-1#PBF application, or LTC3723EGN-1#PBF equivalent, key selection criteria include its 16-pin SSOP package, adjustable dead-time via DPRG, UVLO programmability on UVLO pin, and dual-mode synchronous rectifier timing control via SPRG and RLEB.
Technical Context
The LTC3723EGN-1#PBF integrates a high-accuracy 2.35Vpp CT ramp oscillator, error amplifier with 70–90dB open-loop gain, and dual comparator-based overcurrent protection (300mV pulse-by-pulse, 600mV shutdown). Its peak current mode architecture uses CS as both current sense input and slope compensation node, with ISLP = 30µA (CT = 1V) and CLPP = 300mV typical.
Control logic generates complementary 180° out-of-phase drive signals on DRVA/DRVB with <50% maximum duty cycle, programmable dead-time (90–300ns via RDPRG), and independent synchronous rectifier turn-off delay (via SPRG). The device features a 5V/5mA reference (VREF), 10.25V VCC UVLO with 4.2V hysteresis, and 145µA start-up current enabling trickle-charge bias from auxiliary windings.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC UVLO Threshold | 10.25V turn-on ensures reliable startup from loosely regulated auxiliary windings without external regulation |
| Oscillator Frequency | 250kHz typical (CT = 270pF); enables 125kHz push-pull switching with margin for dead-time reduction |
| Output Drive Strength | 1.5A sink / 1A source per DRVA/DRVB supports direct driving of medium-power MOSFETs without external buffers |
| Current Limit Threshold | 300mV pulse-by-pulse threshold provides fast-cycle protection against transformer saturation or short circuits |
| Reference Voltage | 5.00V ±10mV (total variation) supplies precision bias for feedback dividers and external circuitry |
| Start-Up Current | 145µA typical enables use of high-value (e.g., 100kΩ) start-up resistors from 36–72V DC inputs |
| Operating Temperature | –40°C to +85°C industrial grade rating supports deployment in telecom rectifiers and base station power supplies |
Pinout & Package
Package: 16-lead plastic SSOP (GN), 0.150" wide, JEDEC MO-153 compliant, θJA = 100°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VREF (Pin 1) | 5.0V Precision Reference Output | Supplies up to 18mA; decoupled with 0.47µF ceramic capacitor for stable feedback and bias generation |
| SDRB (Pin 2) | Synchronous Rectifier Driver B | 50mA source/sink output timed relative to DRVB; turn-off delay set by SPRG resistor to minimize body diode conduction loss |
| SDRA (Pin 3) | Synchronous Rectifier Driver A | 50mA source/sink output timed relative to DRVA; independent control optimizes secondary-side efficiency in center-tapped topologies |
| DRVB (Pin 4) | Push-Pull Gate Driver B | 1.5A sink / 1A source totem pole; drives low-side MOSFET on transformer primary leg with minimal trace inductance |
| VCC (Pin 5) | Supply Input & Shunt Regulator | Self-regulates at 10.3V; sinks up to 40mA; bypassed with ≥1µF ceramic capacitor to handle transient driver currents |
| DRVA (Pin 6) | Push-Pull Gate Driver A | 1.5A sink / 1A source totem pole; complements DRVB with 180° phase shift for balanced transformer excitation |
| GND (Pin 7) | Analog/Digital Ground Reference | Star-point connection for VIN/VREF bypass caps; mandatory ground plane for noise immunity and thermal dissipation |
| CT (Pin 8) | Oscillator Timing Capacitor | Connects to ±5% ceramic cap; 2.35Vpp ramp sets switching frequency; used for slope compensation in LTC3723-1 |
| DPRG (Pin 9) | Dead-Time Programming Input | Resistor to VREF programs 90–300ns minimum off-time between DRVA/DRVB transitions to prevent shoot-through |
| CS (Pin 10) | Current Sense & Slope Compensation | 300mV pulse-by-pulse limit threshold; slope current sourced from CT ramp for stability in current mode operation |
| COMP (Pin 11) | Error Amplifier Output | Drives PWM comparator; high DC gain (70–90dB) enables tight voltage regulation with standard Type II/III compensation |
| RLEB (Pin 12) | Leading Edge Blanking Timing | 10k–100kΩ to GND sets 40–310ns blanking window to reject MOSFET switching noise on CS signal |
| FB (Pin 13) | Feedback Input | 1.20V nominal regulation point; connects to resistor divider from output; supports remote sensing with low input bias (5–50nA) |
| SS (Pin 14) | Soft-Start Timing | 13µA charging current ramps COMP voltage; discharges during fault to initiate controlled restart sequence |
| UVLO (Pin 15) | System Undervoltage Lockout | 5.0V threshold with 10µA hysteresis current; enables system-level brown-out protection using external resistor divider |
| SPRG (Pin 16) | Synchronous Rectifier Turn-Off Delay | Resistor to GND sets delay between DRVA/DRVB turn-off and SDRB/SDRA turn-off to optimize synchronous FET conduction timing |
Key Features
| Feature | Design Value |
|---|---|
| Peak Current Mode Control | Enables inherent loop stability and fast transient response in isolated push-pull converters without external compensation |
| Programmable Dead-Time | Adjustable 90–300ns off-interval prevents cross-conduction in DRVA/DRVB outputs under full-load or high-duty-cycle conditions |
| Adjustable Leading Edge Blanking | Configurable 40–310ns noise rejection window on CS pin eliminates false triggering from gate-drive-induced current spikes |
| Low Start-Up Current | 145µA typical allows direct biasing from small auxiliary windings or high-impedance resistor networks without auxiliary regulators |
| Integrated 5V Reference | ±10mV accuracy over temperature and load enables precise feedback scaling and external circuit biasing without added components |
| Synchronous Rectifier Timing | Independent SPRG-controlled turn-off delay minimizes reverse recovery losses in secondary-side MOSFETs for >90% efficiency at 5V/12V outputs |
Applications
| Telecom Rectifier Modules | Distributed Power Architectures |
|---|---|
Use Scenario: 48V input to 12V/5V isolated DC/DC conversion in shelf-mounted telecom power systems with strict efficiency and thermal requirements. IC Role / Device Role / Timing Role: Primary-side synchronous push-pull controller generating complementary 125kHz gate drives with programmable dead-time and slope compensation. Use Value: Enables >92% efficiency at full load using center-tapped transformers and synchronous rectification, reducing heatsink size and improving power density. | Use Scenario: Intermediate bus converter (36–72V input) supplying 12V intermediate bus to multiple point-of-load regulators in server or storage systems. IC Role / Device Role / Timing Role: Isolated push-pull controller with UVLO programming and soft-start sequencing to coordinate power-up across distributed rails. Use Value: Programmable system UVLO (via UVLO pin) and 145µA start-up current allow reliable cold-start from backup batteries or hold-up capacitors. |
| Industrial PLC Power Supplies | Medical Imaging Equipment Power |
Use Scenario: 24V/48V DC input to isolated 5V/3.3V logic rails in programmable logic controllers requiring high reliability and EMI robustness. IC Role / Device Role / Timing Role: Peak current mode controller with leading edge blanking and hiccup-mode short-circuit protection for fault containment. Use Value: 300mV pulse-by-pulse current limit and 600mV shutdown threshold provide deterministic protection against winding shorts or MOSFET failures. | Use Scenario: High-stability isolated power for analog front-ends in MRI or CT scanner subsystems where low noise and precise regulation are critical. IC Role / Device Role / Timing Role: Controller with 5.00V ±10mV reference and 1.20V FB input enabling sub-1% output voltage accuracy with external dividers. Use Value: Total reference variation ≤100mV over temperature/load ensures consistent ADC reference and sensor biasing across operating range. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous push-pull controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC3723EGN-2#PBF | Voltage mode control (not current mode); includes RAMP pin and voltage feedforward; no slope compensation or RLEB pin | Better suited for input-voltage-sensitive applications (e.g., PFC-following stages) where duty cycle must track line variations | Select LTC3723EGN-2#PBF when open-loop feedforward or reduced current-sense complexity outweighs need for cycle-by-cycle current limiting |
| UCC3895PW | Fixed 5V reference (not 5.00V ±10mV); no integrated shunt regulator; requires external VCC supply; 100ns min dead-time (not adjustable) | Legacy design support; lower cost but lacks programmable UVLO, soft-start current spec, and synchronous rectifier timing controls | Choose UCC3895PW only for cost-sensitive, non-critical industrial supplies where design reuse and TI ecosystem compatibility are priorities |
Compared with LTC3723EGN-2#PBF, the LTC3723EGN-1#PBF provides superior transient response and inherent stability via peak current mode, while UCC3895PW offers simpler layout at the expense of precision regulation, programmability, and integrated bias management.
Availability
LTC3723EGN-1#PBF is available at Aetrix Electronics and suitable for telecom rectifier modules, distributed power architectures, and industrial PLC power supplies requiring stable component supply, long-term lifecycle support, and guaranteed industrial temperature operation.
Supply support for LTC3723EGN-1#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and power management semiconductors.
The LTC3723 product line was engineered specifically for high-efficiency, isolated synchronous push-pull DC/DC converters in space-constrained telecom and infrastructure applications, emphasizing integration, programmability, and rugged protection features.
FAQ
What is the function of the DPRG pin on the LTC3723EGN-1#PBF?
The DPRG pin on the LTC3723EGN-1#PBF programs the minimum dead-time between DRVA and DRVB output transitions. A resistor connected from DPRG to VREF sets a current that determines dead-time from 90ns to 300ns, preventing shoot-through in push-pull MOSFET bridges. The LTC3723EGN-1#PBF uses this to ensure safe commutation under maximum duty cycle conditions.
Does the LTC3723EGN-1#PBF support synchronous rectification?
Yes, the LTC3723EGN-1#PBF supports synchronous rectification via dedicated SDRA and SDRB outputs capable of 50mA drive. Turn-off timing is independently adjustable using a resistor from SPRG to GND, allowing optimization of conduction loss versus reverse recovery trade-offs in center-tapped or full-bridge secondary topologies. This capability is integral to the LTC3723EGN-1#PBF's efficiency architecture.
What is the maximum switching frequency supported by the LTC3723EGN-1#PBF?
The LTC3723EGN-1#PBF oscillator operates up to 1MHz, resulting in a maximum push-pull switching frequency of 500kHz. This is achieved with CT = 68pF (per fOSC ≈ 2.56V•CT / 210µA). Higher frequencies reduce maximum achievable duty cycle due to fixed dead-time overhead, so practical designs typically target 200–400kHz for optimal efficiency and thermal performance in the LTC3723EGN-1#PBF.
How does the LTC3723EGN-1#PBF implement undervoltage lockout?
The LTC3723EGN-1#PBF implements dual-stage UVLO: VCC UVLO triggers at 10.25V (with 4.2V hysteresis) to enable internal circuitry, while the UVLO pin accepts an externally divided input voltage compared to the 5.0V reference - enabling programmable system-level turn-on/turn-off thresholds. This two-tier protection ensures robust startup from auxiliary windings and coordinated power sequencing in multi-rail systems using the LTC3723EGN-1#PBF.
Can the LTC3723EGN-1#PBF be used in forward converter topologies?
Yes, the LTC3723EGN-1#PBF supports forward converters via single-ended operation: DRVB can drive the main switch while DRVA remains unused or is repurposed for synchronization, and synchronous rectification is maintained on the secondary side. Application Note 12f confirms this configuration with duty cycle limited to <50% (minus dead-time), making the LTC3723EGN-1#PBF viable for two-transistor forward designs where isolation and efficiency are critical.
LTC3723EGN-1#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Output Type:
- Transistor Driver
- Function:
- Step-Up/Step-Down
- Output Configuration:
- Positive, Isolation Capable
- Topology:
- Push-Pull
- Number of Outputs:
- 2
- Output Phases:
- 2
- Voltage - Supply (Vcc/Vdd):
- Up to 10V
- Frequency - Switching:
- -
- Duty Cycle (Max):
- 50%
- Synchronous Rectifier:
- Yes
- Clock Sync:
- No
- Serial Interfaces:
- -
- Control Features:
- Current Limit, Ramp, Soft Start
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SSOP
LTC3723EGN-1#PBF FAQ
1.How can I place an order for LTC3723EGN-1#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3723EGN-1#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3723EGN-1#PBF reliable?
The price and inventory of LTC3723EGN-1#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3723EGN-1#PBF is usually 5 days.
3.What payment methods are accepted for LTC3723EGN-1#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3723EGN-1#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3723EGN-1#PBF?
LTC3723EGN-1#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3723EGN-1#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3723EGN-1#PBF?
For technical support, including LTC3723EGN-1#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3723EGN-1#PBF requirements.
6.How does Aetrix verify that LTC3723EGN-1#PBF is sourced from the original manufacturer or authorized distributors?
All LTC3723EGN-1#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3723EGN-1#PBF meets industry standards.
7.What is the process for return or replacement of LTC3723EGN-1#PBF?
All LTC3723EGN-1#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3723EGN-1#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3723EGN-1#PBF part is unused and in its original packaging.
Return procedure for LTC3723EGN-1#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3723EGN-1#PBF Tags

-
UCC28C45DR
Texas Instruments

-
UCC28C40DR
Texas Instruments

-
UCC28C43DR
Texas Instruments

-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments

-
MIC2102YML-TR
Microchip Technology

-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments

-
LM5155DSSR
Texas Instruments

-
LM25085MYX/NOPB
Texas Instruments

-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

