Analog Devices Inc. LTC3723EGN-2#TRPBF
- Part No.:
- LTC3723EGN-2#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
LTC3723EGN-2#TRPBF.pdf
- Description:
- IC REG CTRLR PUSH-PULL 16SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,111
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3723EGN-2#TRPBF from Analog Devices (formerly Linear Technology) is a voltage-mode synchronous push-pull PWM controller IC designed for isolated DC/DC converters. It delivers 1.5A sink / 1A source gate drive on DRVA/DRVB, supports programmable dead-time (90–300ns), operates up to 1MHz oscillator frequency (500kHz switching), and features 5V reference output with ±1% initial accuracy - enabling high-efficiency telecom and infrastructure power supplies.
For engineers reviewing the LTC3723EGN-2#TRPBF datasheet, LTC3723EGN-2#TRPBF pinout, LTC3723EGN-2#TRPBF application, or LTC3723EGN-2#TRPBF equivalent, key selection criteria include its voltage-mode control architecture (vs. LTC3723-1's current mode), RAMP pin interface for feedforward timing, absence of slope compensation circuitry, and fixed ~80ns leading edge blanking - all critical for stable operation in forward or push-pull topologies with auxiliary winding bias.
Technical Context
The LTC3723EGN-2#TRPBF implements voltage-mode PWM control using an internal ramp generator referenced to the RAMP pin, where CT-derived or external RC-generated timing ramps are compared against the COMP voltage to determine duty cycle. Unlike the LTC3723-1, it omits slope compensation and programmable leading edge blanking (fixed at ~80ns), simplifying design for applications prioritizing input-voltage feedforward stability over peak-current loop responsiveness.
It integrates dual 1.5A-sink/1A-source totem-pole drivers (DRVA/DRVB), 50mA synchronous rectifier drivers (SDRA/SDRB), a 5V/5mA reference (VREF), 10.25V VCC UVLO with 4.2V hysteresis, and system-level UVLO programming via the UVLO pin - all housed in a thermally enhanced 16-pin SSOP package with θJA = 100°C/W.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Voltage Mode Control | Uses RAMP pin for timing ramp input; enables input-voltage feedforward for improved line regulation in isolated converters. |
| Oscillator Frequency | Programmable up to 1MHz (CT-based); actual switching frequency is half that value (max 500kHz). |
| Driver Output Capability | DRVA/DRVB: 1.5A sink / 1A source; supports direct drive of high-side/lower-side MOSFETs in push-pull topology. |
| VREF Accuracy | ±1% initial accuracy (4.925V–5.075V); powers external error amplifiers or sensing circuits with low drift over temperature. |
| VCC UVLO Threshold | 10.25V turn-on, 6V hold-on (typical); allows reliable startup from loosely regulated auxiliary windings. |
| System UVLO Programmability | 5.0V threshold on UVLO pin with 10µA hysteresis current; enables precise DC input turn-on/off control via resistor divider. |
| Operating Temperature | –40°C to +85°C (E-grade); validated for industrial and telecom infrastructure environments. |
Pinout & Package
Package: 16-lead plastic SSOP (GN), 0.150" wide, exposed pad not present, θJA = 100°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VREF (1) | 5.0V precision reference output | Stable 5V supply for feedback circuitry; capable of sourcing up to 5mA with ±1% accuracy over temperature. |
| SDRB (2) | Synchronous rectifier driver B | 50mA source/sink driver for secondary-side MOSFET synchronized to DRVB; turn-off delay set by SPRG resistor. |
| SDRA (3) | Synchronous rectifier driver A | 50mA source/sink driver for secondary-side MOSFET synchronized to DRVA; independent timing control via SPRG. |
| DRVB (4) | Primary-side push-pull driver B | 1.5A sink / 1A source totem-pole output; drives one side of center-tapped transformer primary; 10ns rise/fall time into 1nF. |
| VCC (5) | Main supply input & shunt regulator | Accepts 4.5V–10V; internal 10.25V shunt regulates bias and signals ready state; sinks up to 40mA. |
| DRVA (6) | Primary-side push-pull driver A | 1.5A sink / 1A source totem-pole output; 180° out-of-phase with DRVB; drives opposite transformer primary leg. |
| GND (7) | Analog/digital ground reference | Common return for all internal circuits; requires low-inductance star connection to minimize noise coupling. |
| CT (8) | Oscillator timing capacitor node | Connects to external capacitor (e.g., 270pF for 250kHz oscillator); generates 2.35Vpp ramp used for PWM timing or RAMP input. |
| DPRG (9) | Dead-time programming input | Resistor from VREF sets 90–300ns dead-time between DRVA/DRVB; nominal 2V bias; internal 10µA limits max delay if floating. |
| CS (10) | Current sense comparator input | Accepts sensed voltage; pulse-by-pulse limit at 300mV, shutdown at 600mV; no slope compensation in LTC3723-2. |
| COMP (11) | Error amplifier output | Drives PWM comparator; open-loop gain 70–90dB; output swing 0.27–4.92V; sources 400µA / sinks 2mA. |
| FB (13) | Feedback voltage input | Inverting input of error amp; regulates at 1.200V ±3mV; accepts –0.3V to 2.5V range; low bias current (5–50nA). |
| SS (14) | Soft-start timing capacitor | 13µA charging current; controls ramp-up of duty cycle; discharges during fault to initiate restart. |
| UVLO (15) | System undervoltage lockout input | 5.0V threshold comparator; enables soft-start when exceeded; sources 10µA for hysteresis programming. |
| SPRG (16) | Synchronous rectifier turn-off delay | Resistor to GND sets delay (100–1000ns typical); optimizes synchronous FET timing to reduce body diode conduction loss. |
Key Features
| Feature | Design Value |
|---|---|
| Voltage-mode control with RAMP input | Enables feedforward-based line regulation without current-sense dependency; eliminates need for slope compensation components. |
| Programmable push-pull dead-time (DPRG) | Adjustable 90–300ns delay prevents shoot-through in center-tapped transformer designs; linearized with optional 200kΩ resistor to GND. |
| Independent synchronous rectifier timing (SPRG) | Optimizes secondary-side FET turn-off to minimize reverse recovery losses in high-frequency isolated converters. |
| Low start-up current (145µA typ) | Permits use of high-value trickle-charge resistors (e.g., 430kΩ for off-line inputs), reducing standby power and component count. |
| Integrated 5V reference (VREF) | ±1% accuracy over temperature; eliminates need for external reference IC in feedback networks and auxiliary bias generation. |
| System UVLO with programmable hysteresis | 10µA current source on UVLO pin allows precise, resistor-set turn-on/turn-off thresholds for input rail sequencing and brownout protection. |
Applications
| Telecom Power Supply | Industrial Isolated DC/DC |
|---|---|
Use Scenario: 48V input telecom rectifier feeding distributed 12V/5V rails in base station equipment. IC Role / Device Role / Timing Role: Voltage-mode push-pull controller regulating isolated output via transformer-coupled feedback; RAMP pin driven by CT for stable feedforward timing. Use Value: Delivers >92% efficiency at full load with minimal external components; programmable dead-time prevents transformer saturation under transient overload. | Use Scenario: 24–48V DC input powering isolated 3.3V/5V logic rails in PLC I/O modules. IC Role / Device Role / Timing Role: Primary-side PWM controller driving center-tapped transformer; UVLO pin configured for 22V turn-on to prevent operation during brownout. Use Value: Enables compact, thermally robust design using SSOP package; synchronous rectifier timing (SPRG) reduces secondary-side conduction loss by 15% vs. diode rectification. |
| Server PSU Auxiliary Bias | Two-Transistor Forward Converter |
Use Scenario: Generating regulated 12V bias from main transformer auxiliary winding in high-density server PSUs. IC Role / Device Role / Timing Role: Controls push-pull stage powered directly from auxiliary winding; VCC UVLO ensures startup only after sufficient winding voltage is established. Use Value: Eliminates need for separate bias IC; low 145µA start-up current allows use of simple resistor-fed startup, reducing BOM cost and footprint. | Use Scenario: High-reliability forward converter in medical power systems requiring <50% duty cycle and tight input regulation. IC Role / Device Role / Timing Role: Voltage-mode controller using RAMP input derived from CT; DRVB used as single-ended driver with fixed 50% max duty cycle. Use Value: Provides inherent duty-cycle limiting and feedforward stability; avoids risk of transformer saturation seen in current-mode variants under line transients. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous push-pull controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC3723EGN-1#TRPBF | Peak current-mode control; includes slope compensation and programmable leading edge blanking (RLEB pin); no RAMP pin. | Better suited for applications requiring fast transient response and inherent current limiting; requires external slope compensation resistor. | Select LTC3723EGN-1#TRPBF when current-mode stability and cycle-by-cycle current limiting are mandatory; avoid if feedforward line regulation is primary requirement. |
| UCC3895PW | Voltage-mode controller with programmable dead-time; no integrated VREF or synchronous rectifier drivers; requires external reference and gate drivers. | Used in higher-power (>500W) isolated supplies where discrete driver stages and external references are acceptable. | Choose UCC3895PW when board space allows discrete drivers and reference, and when TI ecosystem compatibility is preferred over Analog Devices integration. |
Compared with LTC3723EGN-1#TRPBF and UCC3895PW, the LTC3723EGN-2#TRPBF offers superior integration (on-chip VREF, synchronous drivers, UVLO programming) and simplified feedforward implementation, but trades off current-mode loop responsiveness and external component flexibility.
Availability
LTC3723EGN-2#TRPBF is available at Aetrix Electronics and suitable for telecom infrastructure power systems, industrial isolated DC/DC converters, and server auxiliary bias supplies requiring stable component supply, long-term lifecycle support, and guaranteed E-grade (-40°C to +85°C) performance.
Supply support for LTC3723EGN-2#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and power management semiconductors.
The LTC3723 product line was designed specifically for high-efficiency, isolated synchronous push-pull and forward converter applications - emphasizing integration, thermal robustness, and flexible control architecture for telecom and industrial power systems.
FAQ
What is the key functional difference between LTC3723EGN-2#TRPBF and LTC3723EGN-1#TRPBF?
The LTC3723EGN-2#TRPBF uses voltage-mode control with a dedicated RAMP pin for timing input and excludes slope compensation circuitry, while the LTC3723EGN-1#TRPBF employs peak current-mode control with programmable slope compensation (via CS) and leading edge blanking (via RLEB). This makes the LTC3723EGN-2#TRPBF better suited for feedforward-stabilized designs, whereas the LTC3723EGN-1#TRPBF provides faster transient response and inherent current limiting. Both share identical pinout, drivers, and package.
Does LTC3723EGN-2#TRPBF support synchronization to an external clock?
Yes, the LTC3723EGN-2#TRPBF supports external synchronization: applying a clean TTL/CMOS clock signal to the CT pin overrides the internal oscillator when fEXT is within 1.25× the natural oscillator frequency. The internal clock period is then locked to the external edge, maintaining 50% duty cycle on DRVA/DRVB outputs. No additional pins or configuration are required - synchronization is automatic and transparent to RAMP or COMP operation.
What is the purpose of the RAMP pin on LTC3723EGN-2#TRPBF, and how is it used?
The RAMP pin on LTC3723EGN-2#TRPBF serves as the timing ramp input for the voltage-mode PWM comparator. It can accept either the internal CT ramp (via connection to CT pin) or an externally generated ramp (e.g., from an RC network referenced to VIN for feedforward). The comparator compares COMP voltage against this ramp to determine duty cycle - enabling precise line regulation without current-sense dependency. The LTC3723EGN-2#TRPBF does not generate or require slope compensation on this pin.
Can LTC3723EGN-2#TRPBF be used in a single-ended forward converter?
Yes, the LTC3723EGN-2#TRPBF can be used in a two-transistor forward converter by configuring DRVB as the sole active driver and disabling DRVA (tied low or left open), resulting in <50% duty cycle operation. Its voltage-mode architecture and feedforward capability improve line regulation, while UVLO and soft-start ensure controlled startup. The datasheet Figure 6 confirms this topology, and SPRG allows optimization of synchronous rectifier timing on the secondary side.
What are the thermal limitations and PCB layout recommendations for LTC3723EGN-2#TRPBF?
The LTC3723EGN-2#TRPBF has θJA = 100°C/W in the 16-pin SSOP package and TJMAX = 125°C. To maintain safe junction temperature, use a minimum 2-layer PCB with solid ground plane, place 1µF ceramic bypass capacitor directly between VCC and GND (pin 5 and 7), route DRVA/DRVB traces as short and wide as possible, and avoid routing noisy signals near FB, COMP, or CT. Thermal relief on GND pads is not recommended - maximize copper area for heat dissipation.
LTC3723EGN-2#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Type:
- Transistor Driver
- Function:
- Step-Up/Step-Down
- Output Configuration:
- Positive, Isolation Capable
- Topology:
- Push-Pull
- Number of Outputs:
- 2
- Output Phases:
- 2
- Voltage - Supply (Vcc/Vdd):
- Up to 10V
- Frequency - Switching:
- -
- Duty Cycle (Max):
- 50%
- Synchronous Rectifier:
- Yes
- Clock Sync:
- No
- Serial Interfaces:
- -
- Control Features:
- Current Limit, Ramp, Soft Start
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SSOP
LTC3723EGN-2#TRPBF FAQ
1.How can I place an order for LTC3723EGN-2#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3723EGN-2#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3723EGN-2#TRPBF reliable?
The price and inventory of LTC3723EGN-2#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3723EGN-2#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC3723EGN-2#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3723EGN-2#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3723EGN-2#TRPBF?
LTC3723EGN-2#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3723EGN-2#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3723EGN-2#TRPBF?
For technical support, including LTC3723EGN-2#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3723EGN-2#TRPBF requirements.
6.How does Aetrix verify that LTC3723EGN-2#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC3723EGN-2#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3723EGN-2#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC3723EGN-2#TRPBF?
All LTC3723EGN-2#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3723EGN-2#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3723EGN-2#TRPBF part is unused and in its original packaging.
Return procedure for LTC3723EGN-2#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3723EGN-2#TRPBF Tags

-
UCC28C45DR
Texas Instruments

-
UCC28C40DR
Texas Instruments

-
UCC28C43DR
Texas Instruments

-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments

-
MIC2102YML-TR
Microchip Technology

-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments

-
LM5155DSSR
Texas Instruments

-
LM25085MYX/NOPB
Texas Instruments

-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

