Analog Devices Inc. LTC3765EMSE#PBF
- Part No.:
- LTC3765EMSE#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Power Supply Controllers, Monitors
- Package:
- 16-TFSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
LTC3765EMSE#PBF.pdf
- Description:
- IC CTLR GATE DRIVER 16-MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:145
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3765EMSE#PBF from Analog Devices (formerly Linear Technology) is a self-starting primary-side gate driver and start-up controller for active clamp forward converters, designed to operate with the LTC3766 secondary-side controller. It integrates high-speed NMOS/PMOS gate drivers (PG/AG), on-chip bridge rectifier for pulse-transformer bias extraction, precision UVLO (7.1V rising / 6.7V falling), linear regulator controller (8.5V output), and Direct Flux Limit™ core saturation protection. It enables isolated 36V–72V to 5V/15A power supplies in telecom and server applications.
For engineers reviewing the LTC3765EMSE#PBF datasheet, LTC3765EMSE#PBF pinout, LTC3765EMSE#PBF application, or LTC3765EMSE#PBF equivalent, key selection considerations include active clamp delay tuning via DELAY pin resistor, ISMAG/RCORE-based magnetizing current slope replication, PG/AG timing coordination, VCC startup ramp control via NDRV, and fault signaling through SSFLT pin voltage >5.75V.
Technical Context
The LTC3765EMSE#PBF implements a proprietary pulse-encoded communication scheme over a small pulse transformer to receive duty-cycle commands from the LTC3766, enabling secondary-side regulation with galvanic isolation. Its internal bridge rectifier on IN+/IN− extracts gate drive bias power directly from the encoded signal, eliminating external bias windings.
It employs Direct Flux Limit™-a dual-path flux monitoring method: direct sensing of magnetizing current during active clamp conduction (via ISMAG), and real-time slope replication during primary switch conduction (using RUN voltage and RCORE-set time constant). This guarantees no transformer saturation during load transients or pre-biased startup without degrading transient response.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Operating Range | 7.7V to 14.5V - powers internal logic, gate drivers, and linear regulator controller; supports wide input VIN via external pass device |
| PG Gate Drive Output | 11V high-level, 2.5A peak pull-up, 1.3Ω pull-down - drives primary NMOS switch with fast 20ns rise/fall into 4.7nF load |
| AG Gate Drive Output | In-phase with PG, 12Ω pull-up / 9Ω pull-down - drives external PMOS active clamp with 180ns fixed turn-on delay after PG off |
| Oscillator Frequency Range | 75kHz to 430kHz - set by resistor on FS/UV pin; determines switching frequency during open-loop startup |
| Overcurrent Threshold | 150mV (typ) across IS+/IS− - triggers immediate PG shutdown to protect primary switch during current faults |
| Direct Flux Limit Accuracy | ±10% replicated slope (MISMAG) - ensures transformer core flux remains within safe bounds under all dynamic conditions |
| Operating Junction Temp | –40°C to 125°C - rated for industrial-temperature operation; exposed pad (Pin 17) must be soldered to SGND for thermal performance |
Pinout & Package
Package: 16-lead plastic MSOP (MSE) with exposed thermal pad (Pin 17 = SGND). Requires PCB ground plane connection for θJA = 45°C/W thermal performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PGND (1) | Power Ground | High-current return path for PG and AG gate drivers; separate from SGND to minimize noise coupling |
| PG (2) | Primary Gate Driver Output | Drives gate of primary-side NMOS switch; 2.5A peak sourcing capability enables fast turn-on |
| VCC (3) | Main Supply Input | Bypassed with ceramic capacitor; powers internal circuitry and gate drivers; regulated at 8.5V by external linear regulator |
| AG (4) | Active Clamp Gate Driver Output | Drives gate of external PMOS active clamp; "in-phase" with PG but with programmable dead time via DELAY pin |
| ISMAG (5) | Magnetizing Current Sense Input | Connects to sense resistor in series with active clamp PMOS source; enables direct flux limiting during clamp conduction |
| DELAY (6) | AG-to-PG Rising Delay Control | Resistor to ground sets dead time between AG off and PG on - critical for minimizing transitional losses in active clamp topology |
| IS– / IS+ (7,8) | Overcurrent Comparator Inputs | Differential pair measuring voltage across primary NMOS source resistor; trips at 150mV to prevent MOSFET failure |
| SGND (9) | Signal Ground | Analog reference for ISMAG, RCORE, RUN, SSFLT; electrically isolated from PGND to reduce switching noise injection |
| FS/UV (10) | Oscillator Set & UV Indicator | Resistor to ground sets startup frequency; pulled low by 50µA current during VCC/RUN/overtemp faults |
| RCORE (11) | Core Saturation Limit Scaling | Resistor to ground calibrates internal magnetizing current slope replica based on transformer turns ratio and core parameters |
| RUN (12) | Run Enable & UVLO Input | Resistive divider from VIN sets precise 1.25V enable threshold; 5µA hysteresis current enhances UVLO stability |
| SSFLT (13) | Soft-Start Ramp & Fault Indicator | Capacitor to ground controls duty ramp rate; pulled >5.75V during fault to signal shutdown and coordinate multi-phase restart |
| NDRV (14) | External Linear Regulator Gate Drive | Charge-pump boosted output driving gate of external NMOS pass device; enables fast 35µs VCC ramp from low VIN |
| IN– / IN+ (15,16) | Pulse Transformer Interface | DC-coupled inputs receiving encoded PWM from LTC3766; internal bridge rectifier derives VCC bias from pulse train |
| SGND (17, Exposed Pad) | Signal Ground / Thermal Pad | Must be soldered to PCB ground plane; provides thermal path and low-impedance analog reference |
Key Features
| Feature | Design Value |
|---|---|
| On-chip bridge rectifier on IN+/IN− | Eliminates need for auxiliary bias winding or separate gate drive supply - reduces BOM count and layout complexity |
| Direct Flux Limit™ architecture | Prevents transformer saturation during pre-biased startup and load transients by combining direct ISMAG sensing and RCORE-calibrated slope replication |
| Programmable AG-to-PG dead time | Adjustable via DELAY pin resistor (10kΩ–100kΩ) to optimize efficiency by aligning PG turn-on with minimum SWP node voltage |
| Linear regulator controller with NDRV | Enables 35µs controlled VCC ramp using external NMOS pass device - avoids slow trickle-charge startup delays |
| Integrated fault signaling via SSFLT | Single-pin open-drain fault indicator (>5.75V high) that coordinates multi-phase restart and supports Zener lockout for persistent fault handling |
| Self-starting open-loop to closed-loop transition | Automatically transfers gate drive control from internal oscillator to LTC3766 after detecting valid pulse-encoded command stream |
Applications
| Isolated Telecom Power Supply | Server DC/DC Converter |
|---|---|
Use Scenario: 48V input isolated forward converter delivering 5V/15A to server motherboard VRMs with strict efficiency and reliability requirements. IC Role / Device Role / Timing Role: LTC3765EMSE#PBF acts as primary-side gate driver and startup sequencer, coordinating with LTC3766 for secondary-side regulation and synchronous rectification. Use Value: Direct Flux Limit™ prevents core saturation during sudden load steps from CPU burst activity, maintaining stable output without sacrificing transient response. |
Use Scenario: High-density isolated 36V–72V to 5V forward converter in rack-mounted server PSU with PolyPhase® multi-phase scaling. IC Role / Device Role / Timing Role: LTC3765EMSE#PBF serves as phase-specific gate driver with synchronized SSFLT fault bus for coordinated multi-phase startup and fault recovery. Use Value: Shared SSFLT node enables automatic fault propagation across phases - one fault halts all LTC3765EMSE#PBF units, preventing partial operation and ensuring system-level safety. |
| Industrial Battery Charger | Heavy Equipment Onboard Power |
Use Scenario: Isolated 48V battery charger for EV service equipment requiring galvanic isolation and robust overvoltage/overcurrent protection. IC Role / Device Role / Timing Role: LTC3765EMSE#PBF manages active clamp reset and primary switch timing while providing precise RUN pin UVLO for input voltage validation before charging initiation. Use Value: Precision 7.1V/6.7V VCC UVLO and 1.25V/1.20V RUN thresholds ensure reliable startup only within safe input voltage window, preventing damage during brownout conditions. |
Use Scenario: 24V/48V vehicle electrical system supplying isolated 5V for infotainment and ADAS modules in construction or agricultural machinery. IC Role / Device Role / Timing Role: LTC3765EMSE#PBF functions as ruggedized forward controller with –40°C to 125°C operation, supporting wide input range and high EMI immunity via pulse-transformer communication. Use Value: Pulse-encoded gate drive eliminates sensitive analog feedback paths across isolation barrier - improves noise immunity in high-EMI heavy equipment environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar active clamp forward controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC28950PWPR | Fixed 100kHz–1MHz frequency range; no integrated bridge rectifier; requires external bias supply; no Direct Flux Limit™ | Designed for resonant LLC and phase-shifted full-bridge topologies - lacks active clamp-specific flux control and pulse-transformer interface | Select when designing non-forward topologies or when external bias is acceptable; not drop-in for LTC3765EMSE#PBF's self-starting isolated forward architecture |
| LM5035MTX/NOPB | No secondary-side communication interface; no ISMAG/RCORE flux limiting; uses traditional max-duty-cycle clamping; 16-pin TSSOP package | Targeted at simpler active clamp forward designs without pre-biased startup or stringent transient saturation requirements | Choose for cost-sensitive industrial forward converters where Direct Flux Limit™ is unnecessary and pulse-transformer isolation is not required |
Compared with UCC28950PWPR and LM5035MTX/NOPB, the LTC3765EMSE#PBF uniquely integrates pulse-transformer bias extraction, Direct Flux Limit™, and seamless LTC3766 handoff - making it the only solution qualified for high-reliability isolated forward converters demanding guaranteed no-saturation operation under worst-case transients.
Availability
LTC3765EMSE#PBF is available at Aetrix Electronics and suitable for isolated telecom power supplies, server DC/DC converters, and industrial battery chargers requiring stable component supply, long-term lifecycle support, and guaranteed industrial-temperature operation.
Supply support for LTC3765EMSE#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and power management semiconductors, serving industrial, automotive, communications, and computing markets.
The LTC3765EMSE#PBF belongs to Linear's isolated power controller product line, engineered specifically for high-efficiency, self-starting active clamp forward converters requiring secondary-side regulation, transformer saturation immunity, and minimal external components.
FAQ
What is the function of the ISMAG pin on the LTC3765EMSE#PBF?
The ISMAG pin on the LTC3765EMSE#PBF senses the voltage across a current sense resistor placed in series with the source of the active clamp PMOS. During active clamp conduction, this measurement directly limits magnetizing current to prevent transformer core saturation. It is a critical input for the Direct Flux Limit™ system and must be connected with low-inductance routing to maintain accuracy under fast transients.
How does the LTC3765EMSE#PBF achieve self-starting without an auxiliary bias supply?
The LTC3765EMSE#PBF achieves self-starting by integrating an on-chip bridge rectifier across the IN+ and IN− pins. When the LTC3766 begins pulsing the pulse transformer during initial power-up, the rectifier extracts DC bias power directly from the encoded signal and delivers it to the VCC pin - eliminating the need for a separate bias winding or auxiliary supply.
What is the purpose of the DELAY pin on the LTC3765EMSE#PBF?
The DELAY pin on the LTC3765EMSE#PBF sets the dead time between AG (active clamp PMOS) turn-off and PG (primary NMOS) turn-on via an external resistor to ground. This programmable overlap is essential for minimizing transitional switching losses in active clamp forward converters by aligning PG turn-on with the minimum voltage at the SWP node.
How does the Direct Flux Limit™ feature of the LTC3765EMSE#PBF prevent transformer saturation?
The Direct Flux Limit™ in the LTC3765EMSE#PBF prevents transformer saturation using two complementary methods: (1) direct sensing of magnetizing current during active clamp conduction via ISMAG, and (2) real-time replication of the magnetizing current slope during primary conduction using RUN voltage and RCORE-set calibration. This dual-path approach guarantees no saturation even during pre-biased startup or large load transients.
What happens when a fault occurs on the LTC3765EMSE#PBF?
When a fault occurs - such as overcurrent, overtemperature, VCC UVLO, RUN undervoltage, or loss of communication with LTC3766 - the LTC3765EMSE#PBF immediately disables PG and AG outputs and pulls the SSFLT pin above 5.75V. This signals fault condition, halts switching, and initiates coordinated restart once SSFLT discharges to 0.7V - unless locked out via external Zener diode.
LTC3765EMSE#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- Direct Flux Limit™
- Package/Case:
- 16-TFSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Applications:
- Secondary-Side Controller
- Voltage - Input:
- -
- Voltage - Supply:
- 7.7V ~ 14.5V
- Current - Supply:
- 1.7 mA
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-MSOP-EP
LTC3765EMSE#PBF FAQ
1.How can I place an order for LTC3765EMSE#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3765EMSE#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3765EMSE#PBF reliable?
The price and inventory of LTC3765EMSE#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3765EMSE#PBF is usually 5 days.
3.What payment methods are accepted for LTC3765EMSE#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3765EMSE#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3765EMSE#PBF?
LTC3765EMSE#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3765EMSE#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3765EMSE#PBF?
For technical support, including LTC3765EMSE#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3765EMSE#PBF requirements.
6.How does Aetrix verify that LTC3765EMSE#PBF is sourced from the original manufacturer or authorized distributors?
All LTC3765EMSE#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3765EMSE#PBF meets industry standards.
7.What is the process for return or replacement of LTC3765EMSE#PBF?
All LTC3765EMSE#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3765EMSE#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3765EMSE#PBF part is unused and in its original packaging.
Return procedure for LTC3765EMSE#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3765EMSE#PBF Tags

-
UC3845AD8TR
Texas Instruments

-
UC2843AD8TR
Texas Instruments

-
LM3880MFX-1AE/NOPB
Texas Instruments

-
LM3880MFX-1AA/NOPB
Texas Instruments

-
INA234AIYBJR
Texas Instruments

-
INA700AYWFR
Texas Instruments

-
LM3880MF-1AE/NOPB
Texas Instruments

-
LM3880MF-1AA/NOPB
Texas Instruments

-
LM3881MM/NOPB
Texas Instruments

-
UCC2802DTR
Texas Instruments

-
NCP4305DMTTWG
onsemi
-
INA237AIDGSR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

