Analog Devices Inc. LTC3810EUH-5#PBF
- Part No.:
- LTC3810EUH-5#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 32-WFQFN Exposed Pad
- Datasheet:
-
LTC3810EUH-5#PBF.pdf
- Description:
- IC REG CTRLR BUCK 32QFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,812
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3810EUH-5#PBF from Analog Devices (formerly Linear Technology) is a 60V input synchronous step-down switching regulator controller using constant on-time valley current mode control, delivering ±0.5% DC output voltage accuracy with no external sense resistor required. It features 25MHz error amplifier bandwidth, 1Ω gate drivers for dual N-channel MOSFETs, and supports programmable frequency via ION pin or external clock synchronization - ideal for telecom power supplies and automotive high-voltage DC/DC conversion.
For engineers reviewing the LTC3810EUH-5#PBF datasheet, LTC3810EUH-5#PBF pinout, LTC3810EUH-5#PBF application, or LTC3810EUH-5#PBF equivalent, key selection criteria include its 60V max VIN capability, valley-current-mode operation without RSENSE, 100ns minimum on-time, adjustable cycle-by-cycle current limit, and integrated bias control for startup and short-circuit conditions.
Technical Context
The LTC3810EUH-5#PBF implements a constant on-time valley current mode architecture where top MOSFET conduction duration is set by an ION-programmable one-shot timer, while bottom MOSFET turn-off is triggered by inductor valley current crossing a threshold derived from ITH voltage and VRNG-set sense range. This enables stable operation at very low duty cycles (e.g., 12V out from 48V in) without slope compensation.
Its dual-regulator bias system autonomously selects between EXTVCC (≥4.7V), NDRV-driven linear regulator, or trickle-charge shunt mode based on supply conditions - ensuring gate drive power during startup, regulation, and fault recovery. The 25MHz error amplifier and ±0.5% 0.8V reference enable sub-100µs load transient response with minimal output capacitance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Max Input Voltage | 60V continuous - supports direct connection to 48V telecom or 36V automotive battery rails without pre-regulation. |
| Output Voltage Accuracy | ±0.5% over –40°C to 125°C - ensures tight regulation across industrial temperature range without calibration. |
| Min On-Time | <100ns - enables high step-down ratios (e.g., 60V→3.3V at 500kHz) while maintaining stable switching. |
| Gate Driver Strength | 1Ω pull-down RDS(ON) per driver - delivers >0.7A peak source/sink to drive multiple paralleled MOSFETs. |
| Current Sense Architecture | No external sense resistor required - uses MOSFET RDS(ON) sensing with VRNG-adjustable threshold (70–384mV). |
| Shutdown Current | 240µA - reduces system standby power in battery-backed or energy-sensitive applications. |
| Error Amplifier BW | 25MHz unity-gain bandwidth - provides fast line/load transients with minimal output capacitor requirements. |
Pinout & Package
Package: 32-lead 5mm × 5mm QFN (UH package) with exposed thermal pad (SGND, Pin 33) requiring PCB soldering for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VON (Pin 2) | On-time voltage input | Sets comparator trip point for fixed on-time; defaults to 0.7V (grounded) or 2.4V (INTVCC tied); enables VOUT-proportional timing. |
| VRNG (Pin 3) | Sense voltage limit set | Programs nominal current sense threshold from 95mV to 215mV via resistive divider - defines maximum valley current limit. |
| PGOOD (Pin 4) | Power good open-drain output | Pulled low when VFB deviates >±10% from 0.8V for ≥120µs - provides reliable system power sequencing signal. |
| MODE/SYNC (Pin 5) | Pulse skip enable / sync input | Enables pulse skip (high) or forces continuous mode (low); accepts external clock for noise-sensitive synchronization. |
| ITH (Pin 6) | Error amp compensation / current threshold | 0–2.6V control voltage sets valley current threshold; 1.2V = zero current - enables precise current limiting and soft-start. |
| VFB (Pin 7) | Feedback input | Connects to resistor divider from VOUT; referenced to internal 0.8V - sets regulated output voltage (e.g., 12V = 0.8V × (R1+R2)/R2). |
| SS/TRACK (Pin 9) | Soft-start / tracking input | Capacitor to ground sets soft-start ramp rate (~0.6s/µF); resistive divider enables ratiometric tracking of another rail. |
| SHDN (Pin 12) | Shutdown control | Logic-low (<1.5V) disables all drivers and reduces INTVCC current to 240µA - enables system-level power gating. |
| UVIN (Pin 13) | Input undervoltage lockout | Resistive divider from VIN sets UVLO threshold (0.8V reference with 10% hysteresis) - prevents erratic startup at low battery. |
| NDRV (Pin 14) | External pass device drive | Drives gate of NMOS pass transistor for INTVCC linear regulator - enables efficient bias supply from high VIN. |
| EXTVCC (Pin 15) | External driver supply | When ≥4.7V, powers INTVCC via internal LDO and disables NDRV - improves efficiency at high input voltages. |
| INTVCC (Pin 16) | Main IC supply | Provides power to all internal circuits except gate drivers; requires local 0.1µF bypass to SGND (Pin 10). |
| DRVCC (Pin 17) | Bottom gate driver supply | Supplies BG driver; typically tied to INTVCC; requires 1–10µF low-ESR cap to BGRTN (Pin 20). |
| BG (Pin 18) | Bottom gate driver output | Drives source-connected N-MOSFET gate; swings from BGRTN to DRVCC - enables synchronous rectification. |
| BGRTN (Pin 19) | Bottom gate return | Source return for BG driver; can be biased negative (e.g., –2V) to suppress Miller-induced shoot-through during high dV/dt. |
| SENSE– (Pin 20) | Current sense negative input | Kelvin connection to MOSFET source or sense resistor low-side - rejects PCB trace resistance for accurate current sensing. |
| SW (Pin 25) | Switch node | Connects to inductor and BOOST capacitor; swings from –0.7V (Schottky drop) to VIN - defines high-side switching node. |
| TG (Pin 26) | Top gate driver output | Drives drain-connected N-MOSFET gate; floating driver powered from BOOST - enables high-side synchronous switch. |
| BOOST (Pin 27) | Top gate driver supply | Charged via external Schottky diode from DRVCC; requires 0.1µF low-ESR cap to SW - sustains TG drive during off-time. |
| ION (Pin 31) | On-time current input | Resistor from VIN sets one-shot timer current - directly programs switching frequency independent of VIN or load. |
| SGND (Pin 33) | Signal ground | Exposed thermal pad; must be soldered to PCB plane - serves as reference for all small-signal pins and thermal path. |
Key Features
| Feature | Design Value |
|---|---|
| No RSENSE current sensing | Uses MOSFET RDS(ON) with VRNG-adjustable threshold (70–384mV), eliminating sense resistor losses and board space. |
| Autonomous bias supply selection | Intelligently switches between EXTVCC LDO, NDRV linear regulator, or trickle-charge shunt mode - ensures robust startup and fault recovery. |
| Programmable minimum on-time <100ns | Enables high-frequency, high-step-down-ratio designs (e.g., 60V→3.3V @ 500kHz) without pulse-skipping instability. |
| Integrated overvoltage/undervoltage protection | PGOOD monitors ±10% VFB window with 120µs delay; OV fault immediately turns off TG and holds BG on - protects downstream loads. |
| Miller-effect shoot-through mitigation | Dedicated BGRTN pin allows negative biasing (e.g., –2V) to raise Miller immunity - prevents false turn-on during high dV/dt at SW node. |
| Adjustable foldback current limiting | Reduces valley current to 1/6 max when VFB drops near 0V - limits power dissipation during sustained short-circuit events. |
Applications
| Telecom Power Supply | Automotive ADAS ECU |
|---|---|
|
Use Scenario: 48V backplane-to-12V intermediate bus conversion in base station RF modules. IC Role / Device Role / Timing Role: Primary synchronous buck controller regulating 12V/6A output with 60V input tolerance. Use Value: Eliminates RSENSE loss and enables 95% efficiency at full load while surviving 60V transients per GR-1089. |
Use Scenario: 24V battery-to-5V/3A supply for radar processor and sensor interface in autonomous driving domain controller. IC Role / Device Role / Timing Role: High-reliability step-down controller with PGOOD sequencing and UVLO hysteresis for ASIL-B compliance. Use Value: 240µA shutdown current extends battery life; ±0.5% accuracy maintains ADC reference stability across temperature. |
| Industrial PLC I/O Module | Networking Switch ASIC Core Rail |
|
Use Scenario: DIN-rail mounted programmable logic controller supplying isolated 3.3V/2A for fieldbus communication ICs. IC Role / Device Role / Timing Role: Constant on-time controller with pulse-skip mode for light-load efficiency and fast transient response to burst traffic. Use Value: 25MHz error amplifier achieves <50µs load step recovery; EXTVCC biasing improves efficiency at 24V input vs. linear regulators. |
Use Scenario: 48V PoE++ switch delivering 1V/60A core voltage to multi-core network processor. IC Role / Device Role / Timing Role: High-current synchronous controller driving paralleled MOSFETs with 1Ω drivers and Kelvin sense. Use Value: Dual N-MOSFET drive and VRNG-adjustable current limit enable scalable 60A design with accurate per-phase current sharing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC3891EUH#PBF | Wider 4–60V input range; integrated 5V/150mA bias LDO; no EXTVCC/NDRV complexity. | Better suited for systems lacking dedicated bias rails; simplified layout but less flexible high-VIN bias optimization. | Select LTC3891EUH#PBF when bias supply simplicity outweighs need for EXTVCC efficiency tuning at high VIN. |
| MP2918GL-Z | Lower 3–36V input range; integrated MOSFET drivers only (no external FET control); no VRNG-adjustable current limit. | Targeted at cost-sensitive, medium-power applications (<20A); lacks 60V rating and RSENSE-less sensing. | Choose MP2918GL-Z only for ≤36V inputs where integrated drivers reduce BOM count and VRNG flexibility is unnecessary. |
Compared with LTC3810EUH-5#PBF, LTC3891EUH#PBF simplifies bias architecture at the expense of EXTVCC efficiency tuning, while MP2918GL-Z trades 60V capability and RSENSE-free sensing for lower cost and integration - making LTC3810EUH-5#PBF optimal for high-reliability, high-input-voltage, discrete-FET designs.
Availability
LTC3810EUH-5#PBF is available at Aetrix Electronics and suitable for telecom power supplies, automotive ADAS ECUs, and industrial PLC I/O modules requiring stable component supply with guaranteed long-term availability and full temperature-grade support.
Supply support for LTC3810EUH-5#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017, inheriting its legacy of high-performance analog and power management ICs with emphasis on precision, reliability, and ruggedness.
The LTC3810EUH-5#PBF belongs to Linear's high-voltage synchronous buck controller product line, designed specifically for demanding 48V telecom, automotive, and industrial applications where input transients, efficiency across load range, and fault resilience are critical.
FAQ
What is the maximum input voltage rating for the LTC3810EUH-5#PBF?
The LTC3810EUH-5#PBF supports up to 60V continuous input voltage on VIN, with absolute maximum ratings extending to 80V for ≤400ms transients. This enables direct use in 48V telecom systems and 24V/36V automotive platforms without pre-regulation stages, and is confirmed in the Absolute Maximum Ratings table (Page 2) of the official datasheet.
Does the LTC3810EUH-5#PBF require an external current sense resistor?
No, the LTC3810EUH-5#PBF does not require an external current sense resistor. It implements MOSFET RDS(ON) current sensing using SENSE+ and SENSE– pins, with the nominal sense threshold adjustable from 70mV to 384mV via the VRNG pin - a feature explicitly stated in the "Features" section and verified in Electrical Characteristics (Page 3).
How is the switching frequency programmed on the LTC3810EUH-5#PBF?
The LTC3810EUH-5#PBF switching frequency is programmed by connecting a resistor from VIN to the ION pin (Pin 31). The on-time is inversely proportional to ION current, enabling precise frequency setting independent of input voltage or load - detailed in the "Oscillator and Phase-Locked Loop" section (Page 3) and confirmed by typical performance curves (Figure G12).
What thermal management is required for the LTC3810EUH-5#PBF?
The LTC3810EUH-5#PBF uses a 5mm × 5mm QFN package with an exposed thermal pad (Pin 33, SGND) that must be soldered to a PCB copper plane for thermal conduction. Its θJA is 34°C/W; junction temperature must be kept ≤125°C (E-grade), requiring adequate copper area and airflow per the Thermal Design section (Page 2) and Layout Guidelines (Page 14) of the datasheet.
Can the LTC3810EUH-5#PBF be synchronized to an external clock?
Yes, the LTC3810EUH-5#PBF supports external clock synchronization via the MODE/SYNC pin (Pin 5). When driven with a logic-level square wave, the internal PLL locks the rising edge of the top gate signal to the external clock's rising edge - enabling noise-sensitive applications to avoid beat frequencies, as documented in the "MODE/SYNC" pin description (Page 9) and Figure 1.
LTC3810EUH-5#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 32-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Output Type:
- Transistor Driver
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Number of Outputs:
- 1
- Output Phases:
- 1
- Voltage - Supply (Vcc/Vdd):
- 4.35V ~ 14V
- Frequency - Switching:
- -
- Duty Cycle (Max):
- -
- Synchronous Rectifier:
- Yes
- Clock Sync:
- Yes
- Serial Interfaces:
- -
- Control Features:
- Enable, Power Good, Soft Start, Tracking
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-QFN (5x5)
LTC3810EUH-5#PBF FAQ
1.How can I place an order for LTC3810EUH-5#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3810EUH-5#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3810EUH-5#PBF reliable?
The price and inventory of LTC3810EUH-5#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3810EUH-5#PBF is usually 5 days.
3.What payment methods are accepted for LTC3810EUH-5#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3810EUH-5#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3810EUH-5#PBF?
LTC3810EUH-5#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3810EUH-5#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3810EUH-5#PBF?
For technical support, including LTC3810EUH-5#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3810EUH-5#PBF requirements.
6.How does Aetrix verify that LTC3810EUH-5#PBF is sourced from the original manufacturer or authorized distributors?
All LTC3810EUH-5#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3810EUH-5#PBF meets industry standards.
7.What is the process for return or replacement of LTC3810EUH-5#PBF?
All LTC3810EUH-5#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3810EUH-5#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3810EUH-5#PBF part is unused and in its original packaging.
Return procedure for LTC3810EUH-5#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3810EUH-5#PBF Tags

-
UCC28C45DR
Texas Instruments

-
UCC28C40DR
Texas Instruments

-
UCC28C43DR
Texas Instruments

-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments

-
MIC2102YML-TR
Microchip Technology

-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments

-
LM5155DSSR
Texas Instruments

-
LM25085MYX/NOPB
Texas Instruments

-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
