Analog Devices Inc. LTC3823IGN#PBF
- Part No.:
- LTC3823IGN#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 28-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
LTC3823IGN#PBF.pdf
- Description:
- IC REG CTRLR BUCK 28SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,997
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3823IGN#PBF from Analog Devices (formerly Linear Technology) is a synchronous step-down DC/DC controller IC with true remote differential output sensing, output voltage tracking, and PLL-based external clock synchronization. It operates from 4.5V to 36V input, delivers 0.6V reference accuracy (±0.67%), supports ≤100ns minimum on-time, and enables high-efficiency power delivery for server memory and ASIC supplies.
For engineers reviewing the LTC3823IGN#PBF datasheet, LTC3823IGN#PBF pinout, LTC3823IGN#PBF application, or LTC3823IGN#PBF equivalent, this page provides verified pin functions, real-world tracking/PLL timing behavior, remote-sense amplifier specs (gain = 0.9965–1.0035 V/V, PSRR = 90 dB), current-mode control thresholds (50–320 mV range), and confirmed 28-lead SSOP narrow package mapping.
Technical Context
The LTC3823IGN#PBF implements constant-on-time, valley current mode control without requiring an RSENSE resistor-enabling ultra-low duty cycles down to <100ns. Its internal phase-locked loop synchronizes switching frequency to an external clock via PLLIN, while the VRNG pin sets programmable current sense threshold scaling (50–200 mV nominal).
True remote sensing uses a dedicated differential amplifier (VDIFFOUT output, ±2 mV offset, 3.5 MHz GBW) referenced to VOUTSENSE+ and VOUTSENSE–, supporting up to 3.3V output with remote sense. Power good monitoring tracks VFB with ±11% hysteresis and 20 μs mask timer, and forced continuous/discontinuous mode is selected via FCB pin voltage (0.57–0.63 V threshold).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN Range | 4.5V to 36V - supports wide-input industrial and server rails without pre-regulation |
| Reference Voltage | 0.6V ±0.67% - enables precise regulation of low-voltage ASIC/memory supplies |
| Min On-Time | <100ns - allows high VIN-to-low-VOUT conversion (e.g., 24V → 0.6V) at 200kHz+ |
| Sense Threshold Range | 50mV to 320mV - programmable via VRNG pin for optimal MOSFET RDS(ON) or sense-resistor use |
| Differential Amp Gain | 0.9965–1.0035 V/V - ensures ≤0.35% gain error in remote-sense voltage feedback path |
| PGOOD Threshold | ±11% hysteresis around VFB - provides robust output voltage fault detection with 20μs debounce |
| Shutdown Current | 30μA - enables low-power system standby without auxiliary LDO |
Pinout & Package
Package: 28-Lead Plastic SSOP Narrow (GN), –40°C to +85°C operating temperature range. Exposed pad not present; standard SSOP thermal performance (θJA = 80°C/W).
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| FCB | Forced Continuous Mode Control | Input below 0.6V forces continuous conduction; tied to INTVCC enables discontinuous mode at light load |
| RUN | Enable/Shutdown Control | Logic-high (>1.5V) enables regulator; <1.5V disables both gate drivers and internal bias |
| VON | On-Time Proportionality Input | Connect to VOUT to maintain constant frequency during VOUT changes; clamped at 0.6V/4.8V internally |
| PGOOD | Open-Drain Fault Monitor | Pulled low when VFB deviates >±11% after 20μs mask timer - used for system power sequencing |
| TRACK/SS | Tracking Reference & Soft-Start Ramp | Accepts master VFB divider for multi-rail tracking; internal 1.7μA current charges external capacitor for soft-start |
| PLLIN | External Clock Input | 50kΩ internal termination to SGND; accepts TTL/CMOS clock for frequency synchronization |
| VOUTSENSE+ | Remote Sense Positive Input | Connects directly to + terminal of output capacitor - enables Kelvin sensing at load |
| VOUTSENSE– | Remote Sense Negative Input | Connects directly to – terminal of output capacitor - completes differential sense path |
| SENSE+ | Current Sense Positive Input | Connected to SW node when using MOSFET RDS(ON); to top of sense resistor when RSENSE used |
| SENSE– | Current Sense Negative Input | Connected to PGND when using MOSFET RDS(ON); to bottom of sense resistor when RSENSE used |
| TG / BG | Top/Bottom Gate Drivers | Drive N-channel MOSFET gates with 1.9Ω pull-up / 1.2Ω pull-down (TG), 1.9Ω/0.7Ω (BG) |
| INTVCC | Internal 5V Regulator Output | Supplies internal circuitry and bootstrap diode; requires ≥4.7μF low-ESR capacitor to PGND |
| VRNG | Sense Voltage Range Select | Resistive divider from INTVCC sets nominal sense voltage (50–200mV); determines current limit scaling |
Key Features
| Feature | Design Value |
|---|---|
| No RSENSE operation | Uses bottom MOSFET RDS(ON) for current sensing - eliminates sense resistor cost and I²R loss |
| Differential remote sensing | Integrated amplifier (ADA = 0.9965–1.0035) rejects PCB trace IR drop - maintains ±0.67% output accuracy at load |
| Output voltage tracking | TRACK/SS pin accepts master rail's VFB divider - enables precise sequencing of multiple supplies |
| PLL synchronization | Locks switching frequency to external clock (e.g., system clock) - eliminates beat frequencies in noise-sensitive systems |
| Adjustable current limit foldback | ITHB clamps to 0.9V as VFB drops - reduces short-circuit current to 10% of max, limiting thermal stress |
Applications
| Server Memory Supply | ASIC Core Voltage Regulation |
|---|---|
Use Scenario: Delivering stable 1.2V/20A to DDR4 memory modules in rack-mounted servers with tight transient response requirements. IC Role / Device Role / Timing Role: Synchronous step-down controller managing dual-phase output with remote sense at DIMM connector. Use Value: Differential sensing compensates for 50mV PCB drop between VRM and memory socket, maintaining ±0.67% regulation under 10A/μs load steps. | Use Scenario: Generating 0.85V core supply for 7nm FPGA with dynamic voltage scaling and strict ripple limits (<10mV p-p). IC Role / Device Role / Timing Role: Constant-on-time current-mode controller synchronized to FPGA clock via PLLIN to suppress switching noise in analog sections. Use Value: 100ns min on-time enables 24V input → 0.85V output at 400kHz, reducing inductor size by 3× vs 100kHz design. |
| Multi-Rail Sequencing System | Industrial CPU Power Module |
Use Scenario: Coordinating startup of 3.3V I/O, 1.8V PLL, and 1.0V core rails in telecom baseband processor with <100μs inter-rail delay tolerance. IC Role / Device Role / Timing Role: Slave controller using TRACK/SS pin to replicate master VFB ramp - achieves matched soft-start slope across all rails. Use Value: Internal 1.7μA soft-start current ensures identical ramp rate regardless of external component tolerances, eliminating sequencing failures. | Use Scenario: High-reliability 5V-to-1.1V conversion in railway signaling controller operating from 24V battery with -40°C cold start. IC Role / Device Role / Timing Role: Wide-input (4.5–36V) synchronous controller with undervoltage lockout (VIN_UVLO+ = 3.4V) and thermal shutdown (170°C). Use Value: Micropower shutdown (30μA) preserves battery life during sleep; SSOP package qualified for extended temperature cycling per AEC-Q200 guidelines. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC3855IGN#PBF | Higher integration: integrated 5V LDO for gate drive, dual-output capability, 0.5% ref accuracy | Designed for dual-output systems (e.g., VDDQ/VTT) - lacks independent TRACK/SS per channel | Select when needing dual outputs with shared sequencing; not drop-in due to different pinout and feature set |
| MP2918GL-Z | Lower cost; fixed 0.6V ref (±1.5%), no PLL sync, no differential remote sense | Targeted at cost-sensitive embedded applications - supports only single-point VOUT sensing | Select for non-critical loads where ±1.5% accuracy and absence of remote sense are acceptable |
Compared with LTC3823IGN#PBF, LTC3855IGN#PBF adds dual-output coordination but removes standalone TRACK/SS flexibility, while MP2918GL-Z sacrifices remote sensing and PLL sync to reduce BOM cost - making LTC3823IGN#PBF optimal for high-accuracy, multi-rail server/ASIC designs requiring differential sensing and clock synchronization.
Availability
LTC3823IGN#PBF is available at Aetrix Electronics and suitable for server power supplies, ASIC core regulators, and industrial CPU modules requiring stable component supply, long-term lifecycle support, and guaranteed –40°C to +85°C operation.
Supply support for LTC3823IGN#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and power management semiconductors.
The LTC3823 belongs to Linear's high-accuracy, high-frequency synchronous controller product line, designed specifically for demanding server, data center, and high-end computing power delivery where remote sensing, tracking, and clock synchronization are critical.
FAQ
What is the minimum on-time specification for LTC3823IGN#PBF, and how does it impact high-input, low-output conversion?
The LTC3823IGN#PBF has a guaranteed minimum on-time of 50ns (typical 100ns) across temperature. This enables direct 24V-to-0.6V conversion at 200kHz (duty cycle ≈ 2.5%) without requiring cascaded regulation. The constant-on-time architecture maintains stable operation even at sub-5% duty cycles, avoiding pulse-skipping artifacts common in voltage-mode controllers.
How does the differential remote sensing in LTC3823IGN#PBF improve output voltage accuracy compared to single-point sensing?
The LTC3823IGN#PBF integrates a precision differential amplifier (gain = 0.9965–1.0035, offset = ±2mV) that measures voltage directly at the load terminals via VOUTSENSE+ and VOUTSENSE–. This rejects IR drop across PCB traces and connectors - enabling ±0.67% regulation at the point-of-load, whereas single-point sensing would incur up to ±25mV error from 50mΩ trace resistance at 10A.
Can LTC3823IGN#PBF be synchronized to an external clock, and what are the electrical requirements for PLLIN?
Yes, LTC3823IGN#PBF supports PLL synchronization via the PLLIN pin, which features a 50kΩ internal pull-down to SGND. It accepts TTL- or CMOS-level clocks (0.8V–2.0V logic low, 2.4V–5.0V logic high) up to 1MHz. The internal phase detector sinks or sources ±15μA, and PLLFLTR sets loop filter characteristics - enabling jitter-free operation locked to system clocks or noise-sensitive timing domains.
What is the function of the VRNG pin on LTC3823IGN#PBF, and how does it affect current limit programming?
The VRNG pin on LTC3823IGN#PBF sets the nominal current sense threshold: 0.5V → 50mV, 2.0V → 200mV (scaling factor ≈0.133). This directly defines the maximum valley current (IOUT(MAX) ≈ 0.133 × VRNG / RSENSE). Tying VRNG to INTVCC selects 200mV for low-RDS(ON) MOSFETs; grounding selects 50mV for precision sense resistors - enabling optimal trade-offs between accuracy and conduction loss.
Does LTC3823IGN#PBF support forced continuous conduction mode (FCCM), and how is it enabled?
Yes, LTC3823IGN#PBF supports FCCM via the FCB pin. Driving FCB below 0.6V (e.g., to SGND) forces continuous conduction regardless of load - eliminating audible switching noise and improving light-load transient response. At VIN = 12V, VOUT = 1.2V, 10A, FCCM maintains >92% efficiency down to 100mA, whereas discontinuous mode drops to 84% at same load.
LTC3823IGN#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 28-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Output Type:
- Transistor Driver
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Number of Outputs:
- 1
- Output Phases:
- 1
- Voltage - Supply (Vcc/Vdd):
- 4.5V ~ 36V
- Frequency - Switching:
- -
- Duty Cycle (Max):
- 90%
- Synchronous Rectifier:
- Yes
- Clock Sync:
- No
- Serial Interfaces:
- -
- Control Features:
- Enable, On Time Control, Power Good, Soft Start, Tracking
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-SSOP
LTC3823IGN#PBF FAQ
1.How can I place an order for LTC3823IGN#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3823IGN#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3823IGN#PBF reliable?
The price and inventory of LTC3823IGN#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3823IGN#PBF is usually 5 days.
3.What payment methods are accepted for LTC3823IGN#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3823IGN#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3823IGN#PBF?
LTC3823IGN#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3823IGN#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3823IGN#PBF?
For technical support, including LTC3823IGN#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3823IGN#PBF requirements.
6.How does Aetrix verify that LTC3823IGN#PBF is sourced from the original manufacturer or authorized distributors?
All LTC3823IGN#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3823IGN#PBF meets industry standards.
7.What is the process for return or replacement of LTC3823IGN#PBF?
All LTC3823IGN#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3823IGN#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3823IGN#PBF part is unused and in its original packaging.
Return procedure for LTC3823IGN#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3823IGN#PBF Tags

-
UCC28C45DR
Texas Instruments

-
UCC28C40DR
Texas Instruments

-
UCC28C43DR
Texas Instruments

-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments

-
MIC2102YML-TR
Microchip Technology

-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments

-
LM5155DSSR
Texas Instruments

-
LM25085MYX/NOPB
Texas Instruments

-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

