Analog Devices Inc. LTC3828EG#PBF
- Part No.:
- LTC3828EG#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 28-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
LTC3828EG#PBF.pdf
- Description:
- IC REG CTRLR BUCK 28SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,012
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3828EG#PBF from Analog Devices (formerly Linear Technology) is a dual, 2-phase synchronous step-down controller driving two independent N-channel MOSFET stages for high-efficiency DC/DC conversion. It delivers ±1% output voltage accuracy, phase-lockable 260–550 kHz switching, and precision tracking between outputs - enabling tightly regulated 2.5V/3.3V or 3.3V/5V supplies in telecom infrastructure and ASIC power systems.
For engineers reviewing the LTC3828EG#PBF datasheet, LTC3828EG#PBF pinout, LTC3828EG#PBF application, or LTC3828EG#PBF equivalent, key selection criteria include dual-phase interleaving for reduced input ripple, OPTI-LOOP® compensation for wide capacitor/ESR tolerance, TRCKSS-based soft-start and ratiometric tracking, and FCB/PLLIN-selectable light-load modes (Burst, skip-cycle, forced continuous).
Technical Context
The LTC3828EG#PBF implements constant-frequency current-mode control with two 180° out-of-phase channels, each featuring independent RUN pins, ITH error amplifier outputs, and differential SENSE+/- current sensing. Its PLL architecture accepts external synchronization via FCB/PLLIN and supports daisy-chaining through CLKOUT for multi-phase expansion beyond two phases.
It integrates a 5V internal LDO (INTVCC), output overvoltage protection (±7.5% trip), foldback current limiting activated below 70% nominal VOUT, and dropout detection enabling 99% duty cycle operation. The TRCKSS pins provide programmable soft-start ramping (1.2 μA internal charge current) and master/slave voltage tracking without external op-amps.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5V to 28V (30V absolute max); supports 12V/24V industrial rails and all common battery chemistries. |
| Output Voltage Accuracy | ±1% over line, load, and temperature; enables precise regulation of core logic and I/O supplies. |
| Switching Frequency Range | 260 kHz to 550 kHz (phase-lockable); allows EMI optimization and inductor size reduction. |
| Phase Configuration | Fixed 180° interleaving; cuts RMS input current by ~30% vs. single-phase, reducing input cap size and losses. |
| Tracking Capability | TRCKSS1/TRCKSS2 pins support ratiometric or coincident soft-start and output voltage tracking between channels. |
| Light-Load Modes | Selectable via FCB/PLLIN: Burst Mode® (high efficiency at light loads), skip-cycle, or forced continuous PWM. |
| Protection Features | Output overvoltage lockout (±7.5%), current foldback during short-circuit, reverse-current blocking during soft-start. |
Pinout & Package
Package: 28-lead plastic SSOP (G package), 11.5 mm × 5.0 mm × 1.75 mm body, exposed pad not present. Thermal resistance θJA = 95°C/W.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| TG1/TG2 | Top gate drive outputs | Drive N-channel high-side MOSFET gates with floating 5V swing referenced to SW nodes. |
| BG1/BG2 | Bottom gate drive outputs | Drive N-channel low-side MOSFET gates with 0–5V swing referenced to PGND. |
| SENSE1+/–, SENSE2+/– | Differential current sense inputs | Measure inductor current via external RSENSE; enable cycle-by-cycle peak current limiting. |
| VOSENSE1/VOSENSE2 | Feedback voltage inputs | Accept remote-sensed output voltage via resistor divider; referenced to 0.8V internal reference. |
| TRCKSS1/TRCKSS2 | Soft-start & tracking control | Internal 1.2 μA current source charges external capacitor; enables master-slave voltage ramp coordination. |
| FCB/PLLIN | Mode select & sync input | Configures light-load mode (Burst/skip/continuous) and accepts external clock for PLL synchronization. |
| RUN1/RUN2 | Independent channel enable | Logic-controlled shutdown: <1.0V disables, >2.0V enables; allows staggered startup or dynamic channel disable. |
| CLKOUT | Phase-locked clock output | 90° out-of-phase with Channel 1 in SSOP; used to synchronize additional controllers for 3-/4-/6-phase designs. |
| PGOOD | Open-drain power-good indicator | Asserts low when either VOSENSE deviates >±7.5% from setpoint; supports system sequencing and fault reporting. |
Key Features
| Feature | Design Value |
|---|---|
| Dual 180° interleaved control | Reduces input capacitor RMS current by up to 30%, lowering required capacitance and EMI filtering cost. |
| OPTI-LOOP® compensation | Enables stable loop response across wide range of ceramic output capacitors (10 μF–1000 μF) and ESR values. |
| Programmable tracking & soft-start | TRCKSS pins eliminate need for external tracking ICs; support ratiometric (e.g., 3.3V/2.5V) or coincident ramp profiles. |
| 99% maximum duty cycle | Supports ultra-low dropout operation (e.g., 5V→4.95V), critical for battery-powered systems near end-of-discharge. |
| Three selectable light-load modes | Optimizes efficiency across full load range: Burst Mode® (<100 mA), skip-cycle, or forced continuous PWM (no current reversal). |
| Integrated 5V LDO (INTVCC) | Self-powered gate drivers and control circuitry; eliminates need for external bias supply, simplifying BOM. |
Applications
| Telecom Point-of-Load Supply | ASIC/FPGA Core & I/O Power |
|---|---|
Use Scenario: Dual-rail power delivery for baseband processors in 4G/5G small cells requiring tight transient response and low noise. IC Role / Device Role / Timing Role: Dual-phase controller generating synchronized 1.2V core and 3.3V I/O rails with ratiometric tracking during power-up. Use Value: Interleaved operation reduces input ripple amplitude by 50%, easing compliance with EN55022 Class B conducted EMI limits. |
Use Scenario: High-current, low-voltage power for multi-core SoCs where rail sequencing and voltage margining are critical. IC Role / Device Role / Timing Role: Precision 0.8V reference and ±1% accuracy ensure reliable core voltage under dynamic load steps up to 5 A/μs. Use Value: Independent RUN1/RUN2 pins allow controlled sequencing - e.g., enable 3.3V I/O before 1.2V core - preventing latch-up. |
| Industrial PLC Backplane Power | Automotive ADAS Domain Controller |
Use Scenario: Robust 24V-to-5V/3.3V conversion in programmable logic controllers operating in harsh 0–70°C ambient environments. IC Role / Device Role / Timing Role: Dual-channel controller with integrated overvoltage protection (±7.5%) and thermal shutdown safeguarding downstream logic. Use Value: Wide 4.5–28V input range accommodates 24V rail transients (e.g., load dump), eliminating need for upstream pre-regulator. |
Use Scenario: Power management for vision-processing units in autonomous driving ECUs requiring ASIL-B compatible sequencing and monitoring. IC Role / Device Role / Timing Role: PGOOD output signals valid rail status to safety microcontroller; TRCKSS ensures safe boot sequence across multiple voltage domains. Use Value: Foldback current limiting during short-circuit prevents thermal runaway in confined chassis, supporting ISO 26262 functional safety goals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-phase synchronous buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC3855EUFD#PBF | Single-channel, 4-phase capable; lacks dual independent RUN pins and TRCKSS tracking; higher max fSW (800 kHz). | Suitable for single-output, high-current rails (e.g., GPU core); not for dual-rail tracking or independent channel control. | Choose LTC3855 if needing >550 kHz switching or 4-phase interleaving on one output; avoid for dual-rail tracking. |
| MP8770GQ-Z | Monolithic dual buck (integrated MOSFETs); fixed 500 kHz fSW; no PLL sync, no TRCKSS, no OPTI-LOOP. | Targeted at space-constrained consumer applications; lacks precision tracking, wide VIN, or robust protection features. | Choose MP8770 for cost-sensitive, low-power embedded systems where board area > performance; not for telecom/industrial. |
Compared with LTC3855EUFD#PBF and MP8770GQ-Z, the LTC3828EG#PBF uniquely combines dual independent control loops, hardware-based voltage tracking, and phase synchronization - making it optimal for applications demanding coordinated multi-rail power with strict sequencing and EMI constraints.
Availability
LTC3828EG#PBF is available at Aetrix Electronics and suitable for telecom infrastructure, ASIC power supply, and industrial equipment requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for LTC3828EG#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its high-performance analog and power management portfolio with rigorous automotive, industrial, and aerospace qualification standards.
The LTC3828EG#PBF belongs to Linear's high-efficiency dual-phase controller product line, designed specifically for applications requiring tightly regulated, tracked dual-output DC/DC conversion with minimal input filtering and superior transient response.
FAQ
What is the maximum supported switching frequency for LTC3828EG#PBF?
The LTC3828EG#PBF supports a phase-lockable switching frequency range of 260 kHz to 550 kHz. At VPLLFLTR ≥ 2.4 V, the nominal frequency reaches 550 kHz (typical), enabling compact magnetics and improved transient response. Frequencies above 550 kHz are not specified or guaranteed for the LTC3828EG#PBF.
Does LTC3828EG#PBF support output voltage tracking between channels?
Yes, the LTC3828EG#PBF supports hardware-based output voltage tracking using the TRCKSS1 and TRCKSS2 pins. When configured in master/slave mode, the slave channel replicates the master's VOSENSE voltage via an external resistor divider applied to its TRCKSS pin, enabling precise ratiometric or coincident soft-start and regulation.
What protection features are integrated into LTC3828EG#PBF?
The LTC3828EG#PBF integrates output overvoltage protection (±7.5% trip threshold), current foldback limiting (activated below 70% nominal VOUT), reverse-current blocking during soft-start, and dropout detection enabling 99% duty cycle. These features protect downstream loads and power stages without requiring external components.
Can LTC3828EG#PBF operate with only one channel enabled?
Yes, LTC3828EG#PBF supports independent channel control via RUN1 and RUN2 pins. Driving RUN1 low disables Channel 1 while leaving Channel 2 fully operational - useful for dynamic power scaling or fault isolation. PGOOD monitors only enabled channels, ignoring disabled ones.
What is the purpose of the FCB/PLLIN pin on LTC3828EG#PBF?
The FCB/PLLIN pin on LTC3828EG#PBF serves two functions: (1) selecting light-load operation mode (Burst Mode®, skip-cycle, or forced continuous PWM) via voltage level, and (2) accepting an external clock signal for phase synchronization. When synchronized, Channel 1 locks to the external clock edge, and Channel 2 follows with fixed phase offset.
LTC3828EG#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- PolyPhase®
- Package/Case:
- 28-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Output Type:
- Transistor Driver
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Number of Outputs:
- 2
- Output Phases:
- 2
- Voltage - Supply (Vcc/Vdd):
- 4.5V ~ 28V
- Frequency - Switching:
- 260kHz ~ 550kHz
- Duty Cycle (Max):
- 99.4%
- Synchronous Rectifier:
- Yes
- Clock Sync:
- No
- Serial Interfaces:
- -
- Control Features:
- Enable, Phase Control, Power Good, Tracking
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-SSOP
LTC3828EG#PBF FAQ
1.How can I place an order for LTC3828EG#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3828EG#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3828EG#PBF reliable?
The price and inventory of LTC3828EG#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3828EG#PBF is usually 5 days.
3.What payment methods are accepted for LTC3828EG#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3828EG#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3828EG#PBF?
LTC3828EG#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3828EG#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3828EG#PBF?
For technical support, including LTC3828EG#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3828EG#PBF requirements.
6.How does Aetrix verify that LTC3828EG#PBF is sourced from the original manufacturer or authorized distributors?
All LTC3828EG#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3828EG#PBF meets industry standards.
7.What is the process for return or replacement of LTC3828EG#PBF?
All LTC3828EG#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3828EG#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3828EG#PBF part is unused and in its original packaging.
Return procedure for LTC3828EG#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3828EG#PBF Tags

-
UCC28C45DR
Texas Instruments

-
UCC28C40DR
Texas Instruments

-
UCC28C43DR
Texas Instruments

-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments

-
MIC2102YML-TR
Microchip Technology

-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments

-
LM5155DSSR
Texas Instruments

-
LM25085MYX/NOPB
Texas Instruments

-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

