Analog Devices Inc. LTC3829IFE#TRPBF
- Part No.:
- LTC3829IFE#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 38-TFSOP (0.173", 4.40mm Width) Exposed Pad
- Datasheet:
-
LTC3829IFE#TRPBF.pdf
- Description:
- IC REG CTRLR BUCK 38TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,432
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3829IFE#TRPBF from Analog Devices is a 3-phase, single-output synchronous step-down DC/DC controller driving triple N-channel MOSFET stages. It features a phase-lockable 250–770 kHz current-mode architecture, true remote sensing via integrated differential amplifier (DIFFAMP), 0.6 V ±0.75% reference accuracy, and programmable DCR temperature compensation. It delivers up to 95% efficiency in telecom power distribution systems with 1.2 V/50 A output.
For engineers reviewing the LTC3829IFE#TRPBF datasheet, LTC3829IFE#TRPBF pinout, LTC3829IFE#TRPBF application, or LTC3829IFE#TRPBF equivalent, key selection considerations include its 38-pin TSSOP FE package, 4.5–38 V input range, 0.6–3.3 V output range with diffamp, stage shedding/Burst Mode™ light-load optimization, and AEC-Q100 qualification for automotive use.
Technical Context
The LTC3829IFE#TRPBF implements a constant-frequency current-mode control loop with three independent PWM channels synchronized in 120° phase offset to minimize input capacitor RMS current and EMI. Its error amplifier drives the ITH pin to regulate peak inductor current per phase, while the DIFFAMP enables precise point-of-load voltage regulation by rejecting PCB trace IR drops.
It supports flexible operation modes via the MODE pin (forced continuous, Burst Mode®, or Stage Shedding™), uses external RSENSE or DCR sensing per phase, and integrates a precision 0.6 V reference with ±0.75% initial accuracy over –40°C to 125°C. The device includes active voltage positioning (AVP), clock input/output for 6-phase expansion, and programmable soft-start/tracking via TK/SS.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5 V to 38 V - supports wide-range industrial and automotive battery inputs without pre-regulation. |
| Output Voltage Range (with DIFFAMP) | 0.6 V to 3.3 V - enables tight regulation at low voltages critical for modern processors and FPGAs. |
| Reference Accuracy | ±0.75% at 0.6 V - ensures <±7.5 mV absolute output tolerance across temperature and line/load conditions. |
| Switching Frequency Range | 250 kHz to 770 kHz - adjustable via FREQ pin; allows optimization of size vs. efficiency and EMI compliance. |
| Phase Configuration | 3-phase or expandable to 6-phase - reduces ripple current, improves thermal distribution, and enables >100 A output scalability. |
| Light-Load Efficiency Mode | Stage Shedding™ or Burst Mode® - dynamically disables phases or pulses full cycles to maintain >85% efficiency below 10% load. |
| Package | 38-lead TSSOP (FE) - surface-mount, thermally enhanced package with exposed pad tied to SGND/PGND. |
Pinout & Package
The LTC3829IFE#TRPBF is housed in a 38-lead plastic TSSOP (FE) package with an exposed thermal pad (Pin 39) that must be soldered to SGND/PGND for optimal thermal performance and noise immunity. θJA = 25°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DIFFN (Pin 3) | Negative input of remote-sense differential amplifier | Connects directly to remote load ground to reject PCB trace resistance voltage drop. |
| DIFFP (Pin 4) | Positive input of remote-sense differential amplifier | Must connect directly to remote load positive terminal-even when diffamp is unused-to maintain common-mode stability. |
| RUN (Pin 5) | Enable/disable control input | Logic-high (>1.22 V) enables operation; internal 1.0 µA pull-up simplifies sequencing; 100 mV hysteresis prevents chatter. |
| AVP (Pin 6) | Active Voltage Positioning slope programming | Resistor between AVP and DIFFP sets load-line droop (e.g., 180 mV max drop) for CPU/GPU dynamic current demands. |
| SENSE1+/SENSE1− (Pins 7/8) | Current sense inputs for Phase 1 | Accepts DCR or RSENSE networks; supports programmable current limit thresholds (25–84 mV) via ILIM pin configuration. |
| TK/SS (Pin 11) | Soft-start and tracking control | Internal 1.25 µA current charges external capacitor for linear VOUT ramp; also accepts master supply feedback for coordinated rail sequencing. |
| FREQ (Pin 12) | Oscillator frequency programming | 10 µA current source sinks to ground resistor; sets fSW from 250 kHz to 770 kHz with ±1% typical accuracy. |
| VFB (Pin 15) | Error amplifier feedback input | Receives scaled output voltage from resistive divider; compared to 0.6 V reference to close regulation loop. |
| ITH (Pin 16) | Error amplifier output / current threshold | Directly controls per-phase peak inductor current; used for loop compensation and current-mode stability. |
| ISET (Pin 17) | Stage shedding & Burst Mode threshold | Resistor-to-ground programs transition point between 3-phase, 1-phase, or burst-pulse operation. |
| ILIM (Pin 18) | Current sense threshold scaling | SGND/FLOAT/INTVCC selection configures max sense voltage to 25/50/75 mV (E-grade) for design flexibility. |
| PGOOD (Pin 19) | Power-good open-drain output | Asserts after 100 µs delay when VOUT is within ±10% of target-enables safe system power sequencing. |
| PLLIN (Pin 20) | External synchronization input | Accepts external clock to phase-lock all three channels; essential for multi-controller coherence in high-density systems. |
| EXTVCC (Pin 25) | External bias supply input | Bypasses internal LDO when >4.7 V applied-reduces power loss and heat in high-current designs. |
| INTVCC (Pin 26) | Internal 5 V regulator output | Powers gate drivers and logic; requires ≥4.7 µF low-ESR capacitor to PGND for stability under transient loads. |
| VIN (Pin 27) | Main input supply | Primary power path; decoupled with 0.1–1 µF ceramic cap to PGND near IC for high-frequency noise suppression. |
| BG1/BG2/BG3 (Pins 32/31/24) | Bottom gate driver outputs | Drive N-MOSFET sources to PGND; 1.1 Ω RDS(ON) pull-down ensures fast turn-off and shoot-through prevention. |
| SW1/SW2/SW3 (Pins 33/30/23) | Switch node connections | Interface directly with inductor high-side terminals; swing from ~–0.3 V to VIN; require low-inductance layout. |
| TG1/TG2/TG3 (Pins 34/29/22) | Top gate driver outputs | Floating drivers with 2.6 Ω RDS(ON) pull-up; bootstrap-supplied to drive high-side N-MOSFET gates above VSW. |
| BOOST1/BOOST2/BOOST3 (Pins 35/28/21) | Bootstrap capacitor supply terminals | Connect to (+) side of external bootstrap caps; swing from INTVCC −0.3 V to VIN + INTVCC for full gate drive swing. |
| CLKOUT (Pin 36) | Phase clock output | 60° out-of-phase with Channel 1 in 3-phase mode; 180° during shedding-enables precise inter-controller timing. |
| MODE (Pin 37) | Operation mode select | SGND = forced continuous; FLOAT = Burst Mode®; INTVCC = Stage Shedding™-no external logic required. |
| IFAST (Pin 38) | Nonlinear fast-transient trip | Resistor-to-ground sets threshold for immediate phase activation during large load steps (e.g., CPU core wake-up). |
| ITEMP (Pin 1) | Temperature sensing comparator input | Connects to NTC thermistor near inductors for DCR tempco compensation and thermal derating. |
| DIFFOUT (Pin 2) | Differential amplifier output | Drives VFB through external resistor divider; gain = 1.000 ±0.3%, PSRR = 100 dB-rejects supply noise. |
| SGND/PGND (Exposed Pad) | Combined signal & power ground | Mandatory solder connection to PCB ground plane; serves as Kelvin return for all small-signal and power paths. |
Key Features
| Feature | Design Value |
|---|---|
| Triple N-channel MOSFET synchronous drive | Eliminates external Schottky diodes-reduces conduction loss and improves efficiency at high currents. |
| True remote sensing differential amplifier | Compensates for up to 100 mΩ PCB trace resistance-ensures ±1% regulation accuracy at point-of-load. |
| Programmable DCR temperature compensation | Uses ITEMP input and internal current source to correct inductor DCR drift-maintains accurate current limiting over temperature. |
| Phase-lockable 250–770 kHz oscillator | Enables deterministic EMI shaping and multi-phase synchronization-critical for dense telecom and server boards. |
| Active Voltage Positioning (AVP) | Provides controlled output droop under load-matches CPU/GPU VDD requirements and reduces output capacitance needs. |
| AEC-Q100 qualified (I-grade) | Rated for –40°C to +125°C junction temperature-validated for automotive infotainment and ADAS power rails. |
Applications
| Telecom Power Distribution | High-Performance Computing Rails |
|---|---|
Use Scenario: 48 V intermediate bus conversion to 1.2 V/50 A for ASIC/FPGA core supplies in 5G baseband units. IC Role / Device Role / Timing Role: 3-phase synchronous buck controller managing interleaved switching, remote sensing, and phase shedding. Use Value: Reduces input capacitor RMS current by 58% vs. single-phase, lowers thermal stress on MOSFETs, and maintains <±1% output regulation across 0–100% load step. | Use Scenario: Multi-rail VRM for AI accelerator cards requiring tightly coupled 0.8 V core and 1.8 V I/O supplies with dynamic load response. IC Role / Device Role / Timing Role: Primary controller implementing AVP, fast transient response via IFAST, and coordinated soft-start with companion regulators. Use Value: Achieves <100 ns load-step recovery using nonlinear control, eliminates output overshoot via programmable foldback, and supports <10 µs rail-tracking alignment. |
| Automotive ADAS Domain Controllers | Industrial PLC Power Modules |
Use Scenario: 12 V battery-fed 3.3 V/20 A supply for radar processor SoCs in autonomous driving ECUs. IC Role / Device Role / Timing Role: AEC-Q100-compliant controller with UVLO hysteresis, EXTVCC support for efficiency, and PLLIN sync to central clock domain. Use Value: Ensures reliable startup down to 4.5 V cold-crank, sustains operation during load dump transients, and meets ISO 16750-2 pulse test requirements. | Use Scenario: 24 V industrial bus conversion to isolated 5 V/3 A and 3.3 V/2 A auxiliary rails in programmable logic controllers. IC Role / Device Role / Timing Role: High-reliability controller with DCR sensing, programmable soft-start, and PGOOD sequencing for safety-critical firmware boot. Use Value: Enables robust current limiting without sense resistors, reduces BOM count, and provides fail-safe power-good assertion before FPGA configuration begins. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multiphase synchronous buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP8770GL-10-Z | Single-chip 3-phase controller with integrated MOSFETs; fixed 500 kHz fSW; no DIFFAMP or AVP. | Targeted at space-constrained consumer applications; lacks remote sensing and programmable load-line control. | Select MP8770GL-10-Z only when board area is critical and point-of-load accuracy <±2% is acceptable. |
| ISL95812IRZ | 3-phase controller with integrated telemetry, SMBus interface, and digital AVP; supports 0.3–3.6 V VOUT range. | Designed for Intel VR13/VR14 CPU power delivery; requires PMBus host and adds firmware complexity. | Choose ISL95812IRZ when digital monitoring, adaptive AVP, and compatibility with Intel VR specifications are mandatory. |
Compared with MP8770GL-10-Z and ISL95812IRZ, the LTC3829IFE#TRPBF offers superior analog precision (±0.75% ref), true hardware-based remote sensing, and seamless AEC-Q100 automotive qualification-making it optimal for high-reliability analog-intensive power systems where digital overhead or integrated FET trade-offs are unacceptable.
Availability
LTC3829IFE#TRPBF is available at Aetrix Electronics and suitable for telecom power distribution, high-performance computing rails, automotive ADAS domain controllers, and industrial PLC power modules requiring stable component supply, long-term lifecycle support, and AEC-Q100-compliant performance.
Supply support for LTC3829IFE#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The LTC3829IFE#TRPBF belongs to Analog Devices' Power by Linear™ multiphase DC/DC controller family, engineered for high-efficiency, high-current power conversion in space- and thermal-constrained systems demanding precision regulation and robust transient response.
FAQ
What is the maximum input voltage rating for the LTC3829IFE#TRPBF?
The LTC3829IFE#TRPBF has an absolute maximum input voltage (VIN) rating of 40 V. Its operational input voltage range is specified from 4.5 V to 38 V. Exceeding 40 V risks permanent damage. The device includes undervoltage lockout (UVLO) with 3.3 V threshold and 0.6 V hysteresis to ensure clean startup and shutdown behavior across this range. For automotive cold-crank scenarios, the 4.5 V minimum supports reliable operation down to battery voltages as low as 4.8 V at full load.
Does the LTC3829IFE#TRPBF support remote voltage sensing, and how is it implemented?
Yes, the LTC3829IFE#TRPBF supports true remote voltage sensing via an integrated differential amplifier (DIFFAMP) with dedicated DIFFP, DIFFN, and DIFFOUT pins. DIFFP connects directly to the load's positive terminal and DIFFN to the load's ground reference-bypassing PCB trace resistance. The DIFFAMP outputs a buffered, gain-accurate (0.997–1.003 V/V) signal to DIFFOUT, which feeds the VFB pin through an external resistor divider. This architecture achieves <±1% regulation accuracy at the point-of-load, even with >100 mΩ trace impedance, and is essential for CPU, GPU, and FPGA core supplies.
How does the LTC3829IFE#TRPBF manage light-load efficiency, and what modes are available?
The LTC3829IFE#TRPBF offers three configurable light-load efficiency modes selected via the MODE pin: forced continuous conduction (MODE = SGND), Burst Mode® (MODE = floating), and Stage Shedding™ (MODE = INTVCC). In Burst Mode®, the controller pulses full 3-phase cycles only when needed-reducing quiescent current to ~40 µA and maintaining >85% efficiency at 1% load. In Stage Shedding™, it dynamically disables Phases 2 and 3 under light load, increasing per-phase current in Phase 1 to sustain continuous conduction with lower gate charge loss. Both modes are programmable via ISET and ILIM pins for precise threshold control.
What package type and thermal characteristics apply to the LTC3829IFE#TRPBF?
The LTC3829IFE#TRPBF is packaged in a 38-lead plastic TSSOP (FE) with an exposed thermal pad (Pin 39) that must be soldered to SGND/PGND. Its thermal resistance is θJA = 25°C/W under standard JEDEC 2S2P test conditions. The exposed pad significantly enhances heat dissipation-critical for high-current 3-phase operation. Layout best practices require a minimum 6×6 mm thermal pad with ≥4 thermal vias to inner ground planes. Unlike the QFN variant (UHF), the FE package offers higher creepage/clearance and is preferred for industrial and automotive applications requiring enhanced reliability and manufacturability.
Can the LTC3829IFE#TRPBF be synchronized to an external clock, and how is this achieved?
Yes, the LTC3829IFE#TRPBF supports external synchronization via the PLLIN pin (Pin 20). Applying a clean CMOS/TTL clock signal to PLLIN locks the internal oscillator's phase and frequency to the external source-enabling deterministic EMI reduction and coherent multi-controller operation. The internal PLL has 100 kΩ input resistance and tracks frequencies across the full 250–770 kHz range. When used in 6-phase configurations (two LTC3829 devices), CLKOUT from the master can drive PLLIN on the slave to maintain exact 60° phase alignment. No external components are required beyond proper AC coupling and termination.
LTC3829IFE#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- PolyPhase®
- Package/Case:
- 38-TFSOP (0.173", 4.40mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Type:
- Transistor Driver
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Number of Outputs:
- 3
- Output Phases:
- 3
- Voltage - Supply (Vcc/Vdd):
- 4.5V ~ 38V
- Frequency - Switching:
- 250kHz ~ 770kHz
- Duty Cycle (Max):
- 94%
- Synchronous Rectifier:
- Yes
- Clock Sync:
- No
- Serial Interfaces:
- -
- Control Features:
- Current Limit, Enable, Frequency Control, Power Good, Soft Start, Tracking
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 38-TSSOP-EP
LTC3829IFE#TRPBF FAQ
1.How can I place an order for LTC3829IFE#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3829IFE#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3829IFE#TRPBF reliable?
The price and inventory of LTC3829IFE#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3829IFE#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC3829IFE#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3829IFE#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3829IFE#TRPBF?
LTC3829IFE#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3829IFE#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3829IFE#TRPBF?
For technical support, including LTC3829IFE#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3829IFE#TRPBF requirements.
6.How does Aetrix verify that LTC3829IFE#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC3829IFE#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3829IFE#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC3829IFE#TRPBF?
All LTC3829IFE#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3829IFE#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3829IFE#TRPBF part is unused and in its original packaging.
Return procedure for LTC3829IFE#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3829IFE#TRPBF Tags

-
UCC28C45DR
Texas Instruments

-
UCC28C40DR
Texas Instruments

-
UCC28C43DR
Texas Instruments

-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments

-
MIC2102YML-TR
Microchip Technology

-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments

-
LM5155DSSR
Texas Instruments

-
LM25085MYX/NOPB
Texas Instruments

-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

