Analog Devices Inc. LTC3851AEUD-1#TRPBF
- Part No.:
- LTC3851AEUD-1#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 16-WFQFN Exposed Pad
- Datasheet:
-
LTC3851AEUD-1#TRPBF.pdf
- Description:
- IC REG CTRLR BUCK 16QFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3851AEUD-1#TRPBF from Analog Devices (formerly Linear Technology) is a high-performance synchronous step-down switching regulator controller driving dual N-channel MOSFETs in constant-frequency current-mode operation. It delivers ±1% output voltage accuracy, supports 4V–38V input, regulates to 0.8V–5.5V outputs, and features phase-lockable 250kHz–750kHz switching with OPTI-LOOP® compensation. It is used in telecom intermediate bus converters requiring precise tracking, soft-start, and robust overvoltage protection.
For engineers reviewing the LTC3851AEUD-1#TRPBF datasheet, LTC3851AEUD-1#TRPBF pinout, LTC3851AEUD-1#TRPBF application, or LTC3851AEUD-1#TRPBF equivalent, key selection criteria include its PGOOD output replacement of ILIM, 16-pin 3mm × 3mm QFN package with exposed thermal pad, 99% duty cycle capability, and selectable light-load modes (Burst Mode®, pulse-skipping, or forced CCM).
Technical Context
The LTC3851AEUD-1#TRPBF implements a constant-frequency current-mode control architecture with an internal transconductance error amplifier (gm = 2 mmho, GBW = 3 MHz), precision 0.8V reference (±1% over –40°C to 125°C), and integrated 5V INTVCC LDO. Its OPTI-LOOP® compensation minimizes required output capacitance across wide ESR ranges.
It uses dual gate drivers (TG/BG) with matched 25ns rise/fall times, 30ns dead-time control, and built-in dropout detection enabling 99% duty cycle. The MODE/PLLIN pin selects operating mode or accepts external synchronization up to 750kHz, while FREQ/PLLFLTR sets oscillator frequency via external resistor.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4V to 38V - supports 12V/24V/36V battery and intermediate bus systems without pre-regulation. |
| Output Voltage Accuracy | ±1% at 0.8V reference - ensures tight regulation for sensitive digital loads like FPGAs and ASICs. |
| Switching Frequency | 250kHz to 750kHz (phase-lockable) - balances efficiency vs. size; enables EMI reduction via synchronization. |
| Light-Load Operation | Burst Mode®, pulse-skipping, or forced CCM - selectable via MODE/PLLIN; Burst Mode achieves >90% efficiency at 1mA load. |
| Power Good Output | Open-drain PGOOD with ±10% window and 17µs mask - provides reliable system power sequencing and fault indication. |
| Thermal Package | 16-pin 3mm × 3mm QFN with exposed GND pad (θJA = 68°C/W) - enables high-current designs with compact PCB footprint. |
| Shutdown Current | 20µA - supports low-power standby states in battery-backed telecom and industrial systems. |
Pinout & Package
Package: 16-lead (3mm × 3mm) plastic QFN with exposed thermal pad (Pin 17 = GND). Requires soldering of exposed pad to PCB ground plane for thermal performance and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RUN (Pin 1) | Enable control input | 1.22V threshold with 120mV hysteresis; internal 2µA pull-up enables simple RC soft-enable or logic-level control. |
| TK/SS (Pin 2) | Soft-start/tracking input | 1µA internal charge current ramps external capacitor; enables programmable VOUT ramp or ratiometric/coincident tracking of master supply. |
| ITH (Pin 3) | Error amplifier output & current limit setpoint | Voltage controls peak inductor current; also serves as compensation node for OPTI-LOOP® network. |
| VFB (Pin 4) | Feedback input | Compares against 0.8V reference; supports remote sensing and resistive divider for adjustable output (0.8V–5.5V). |
| SENSE– (Pin 5) | Current sense inverting input | Connects to low-side of RSENSE or DCR network; enables accurate current-mode control with foldback limiting. |
| SENSE+ (Pin 6) | Current sense non-inverting input | Connects to high-side of RSENSE or DCR; differential sensing rejects common-mode noise and improves accuracy. |
| PGOOD (Pin 7) | Power good indicator | Open-drain output pulled low when VFB deviates >±10% from 0.8V or during startup/shutdown; requires external pull-up. |
| GND (Pins 8 & 17) | Signal and thermal ground | Pins 8 and 17 (exposed pad) must be Kelvin-connected to minimize noise; pad soldering is mandatory for thermal reliability. |
| BG (Pin 9) | Bottom gate driver output | Drives source of low-side N-MOSFET between GND and INTVCC; 1.1Ω pull-down ensures fast turn-off. |
| INTVCC (Pin 10) | Internal 5V regulator output | Supplies gate drivers and control circuitry; requires ≥2.2µF low-ESR ceramic/tantalum decoupling to GND. |
| VIN (Pin 11) | Main input supply | Accepts 4V–38V; powers INTVCC LDO and high-side driver bootstrap circuit; requires local bulk capacitance. |
| BOOST (Pin 12) | Bootstrap supply for top gate driver | Swings from ~VIN + 5V down to ~INTVCC − 0.7V; connects to (+) terminal of external bootstrap capacitor. |
| TG (Pin 13) | Top gate driver output | Floating driver referenced to SW node; 2.2Ω pull-up and 25ns transition time support fast N-MOSFET switching. |
| SW (Pin 14) | Switch node connection | Connects to inductor and MOSFET bridge midpoint; handles full VIN-to-GND swing with fast edge rates. |
| MODE/PLLIN (Pin 15) | Mode select & external clock input | Selects Burst Mode (50k–250kΩ to INTVCC), pulse-skip (GND), or forced CCM (tie to INTVCC); accepts 250–750kHz sync clock. |
| FREQ/PLLFLTR (Pin 16) | Oscillator programming & PLL filter | Resistor to GND sets nominal frequency (250–750kHz); with external clock, forms PLL loop filter with series RC. |
Key Features
| Feature | Design Value |
|---|---|
| OPTI-LOOP® Compensation | Minimizes required output capacitance by optimizing transient response across wide COUT/ESR ranges - reduces BOM cost and board area. |
| Dual N-Channel MOSFET Drive | Integrated TG/BG drivers with matched 25ns transitions and 30ns dead-time control - eliminates external gate driver IC and prevents shoot-through. |
| Adjustable Soft-Start & Tracking | TK/SS pin supports both programmable VOUT ramp (via capacitor) and precise ratiometric/coincident tracking of master supplies - simplifies multi-rail sequencing. |
| Output Overvoltage Protection | Hardware-based OV comparator disables top MOSFET and activates bottom MOSFET on >±10% excursion - protects downstream loads without software delay. |
| Current Foldback Limiting | Reduces MOSFET conduction during short-circuit by lowering ITH threshold as VFB drops - limits thermal stress and enables safe hiccup recovery. |
Applications
| Telecom Intermediate Bus Converter | Industrial 24V-to-5V/3.3V Point-of-Load |
|---|---|
Use Scenario: Converting 48V or 36V telecom rectified bus to stable 5V/3.3V for baseband processors and interface ICs. IC Role / Device Role / Timing Role: Primary synchronous buck controller managing high-efficiency, high-current DC/DC conversion with strict ripple and sequencing requirements. Use Value: 99% duty cycle operation maintains regulation during brownout; PGOOD enables FPGA configuration lock until rail stability is confirmed. |
Use Scenario: Powering PLC I/O modules, motor drivers, and sensors from ruggedized 24V industrial bus. IC Role / Device Role / Timing Role: Robust step-down controller with wide input range, overvoltage protection, and thermal-aware gate drive. Use Value: 4V–38V input range accommodates 24V nominal with ±25% variation; exposed QFN pad sustains 15A continuous load with minimal thermal derating. |
| Automotive Infotainment Core Supply | Networking Equipment Multi-Rail Sequencing |
Use Scenario: Generating clean 1.2V/1.8V core voltages for SoCs in head units under cold-crank (4.5V) and load-dump (38V) conditions. IC Role / Device Role / Timing Role: High-reliability buck controller with automotive-grade temp range (–40°C to 125°C) and integrated protection. Use Value: Undervoltage lockout (3.25V) and overvoltage shutdown prevent malfunction during battery transients; TK/SS enables synchronized startup with display controller. |
Use Scenario: Managing power-up sequence for switch ASICs, PHYs, and memory in enterprise switches/routers. IC Role / Device Role / Timing Role: Precision tracking controller coordinating multiple output rails using TK/SS ratiometric mode. Use Value: Coincident or ratiometric tracking ensures controlled voltage ramp across 1.2V, 2.5V, and 3.3V rails; PGOOD signals system controller only after all rails are valid. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC3851AIMSE-1#TRPBF | Identical functionality but in 16-lead MSOP package (θJA = 40°C/W); same E-grade temp range (–40°C to 125°C). | Preferred where thermal management prioritizes lower junction-to-ambient resistance over board area; less suitable for ultra-dense layouts. | Select when PCB layout allows larger MSOP footprint and higher thermal conductivity to ambient is critical. |
| MP2918GL-Z | Monolithic 12V-input buck converter (integrated MOSFETs); no external FET drive; fixed 500kHz frequency; no PLL sync or tracking. | Suitable for lower-power (<10A), space-constrained designs where integration outweighs flexibility; lacks PGOOD and soft-start programmability. | Choose for simplified design with lower component count where input voltage is limited to ≤14V and tracking/sequencing is not required. |
Compared with LTC3851AEUD-1#TRPBF, the LTC3851AIMSE-1#TRPBF offers better thermal performance in less demanding layouts, while the MP2918GL-Z trades configurability and wide-input capability for monolithic simplicity and reduced bill-of-materials - making it viable only for fixed-voltage, low-current applications.
Availability
LTC3851AEUD-1#TRPBF is available at Aetrix Electronics and suitable for telecom infrastructure, industrial automation, and automotive infotainment systems requiring stable component supply, long-term lifecycle support, and guaranteed automotive-grade temperature compliance.
Supply support for LTC3851AEUD-1#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its high-performance power management portfolio with rigorous qualification and long-term product support.
The LTC3851A-1 family is designed for high-efficiency, wide-input synchronous buck controllers targeting telecom, industrial, and automotive applications where precision regulation, robust protection, and flexible sequencing are essential.
FAQ
What is the function of the PGOOD pin on the LTC3851AEUD-1#TRPBF?
The PGOOD pin on the LTC3851AEUD-1#TRPBF is an open-drain output that signals valid regulation: it pulls low when the VFB voltage deviates more than ±10% from the 0.8V reference, during startup, shutdown, or soft-start. Once VFB stabilizes within tolerance, PGOOD goes high (with external pull-up), enabling system-level power sequencing. The LTC3851AEUD-1#TRPBF includes a 17µs power-bad mask to suppress false triggers during transients.
How does the LTC3851AEUD-1#TRPBF achieve 99% duty cycle operation?
The LTC3851AEUD-1#TRPBF achieves 99% duty cycle via integrated dropout detection: when VIN approaches VOUT and the controller attempts continuous top-FET conduction, it forces the top MOSFET off for ~10% of each cycle to recharge the BOOST capacitor. This maintains gate drive integrity without external circuitry. The LTC3851AEUD-1#TRPBF's internal logic ensures this behavior occurs only during true dropout, preserving regulation down to VIN = VOUT + 0.1V.
Can the LTC3851AEUD-1#TRPBF synchronize to an external clock, and what are the requirements?
Yes, the LTC3851AEUD-1#TRPBF can synchronize to an external clock applied to the MODE/PLLIN pin (Pin 15) across 250kHz–750kHz. When synchronized, it operates in forced continuous conduction mode. A series RC network must be connected from FREQ/PLLFLTR (Pin 16) to GND to serve as the PLL loop filter. The LTC3851AEUD-1#TRPBF requires the external clock to be present before RUN enable unless a parallel resistor is added to prevent low-frequency startup glitches.
What is the difference between the LTC3851AEUD-1#TRPBF and the standard LTC3851A-1?
The LTC3851AEUD-1#TRPBF is the E-grade (–40°C to 125°C), QFN-packaged variant of the LTC3851A-1 family. Its key functional distinction versus the base LTC3851A-1 is the replacement of the ILIM pin with PGOOD - enabling direct power-good monitoring instead of adjustable current limit. All timing, compensation, and control features remain identical. The LTC3851AEUD-1#TRPBF shares the same pinout and electrical specs as other LTC3851A-1 variants but is optimized for compact, thermally efficient layouts.
Does the LTC3851AEUD-1#TRPBF support both RSENSE and DCR current sensing?
Yes, the LTC3851AEUD-1#TRPBF supports both RSENSE and DCR current sensing via its differential SENSE+ and SENSE– inputs (Pins 6 and 5). RSENSE offers higher accuracy for current limiting, while DCR sensing eliminates power loss and cost of discrete shunts - ideal for high-current applications. The LTC3851AEUD-1#TRPBF's current foldback and peak-current control operate identically in both configurations, with design guidance provided in the Applications Information section of its datasheet.
LTC3851AEUD-1#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Type:
- Transistor Driver
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Number of Outputs:
- 1
- Output Phases:
- 1
- Voltage - Supply (Vcc/Vdd):
- 4V ~ 38V
- Frequency - Switching:
- 235kHz ~ 750kHz
- Duty Cycle (Max):
- 99%
- Synchronous Rectifier:
- Yes
- Clock Sync:
- No
- Serial Interfaces:
- -
- Control Features:
- Enable, Frequency Control, Power Good, Soft Start, Tracking
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QFN (3x3)
LTC3851AEUD-1#TRPBF FAQ
1.How can I place an order for LTC3851AEUD-1#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3851AEUD-1#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3851AEUD-1#TRPBF reliable?
The price and inventory of LTC3851AEUD-1#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3851AEUD-1#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC3851AEUD-1#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3851AEUD-1#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3851AEUD-1#TRPBF?
LTC3851AEUD-1#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3851AEUD-1#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3851AEUD-1#TRPBF?
For technical support, including LTC3851AEUD-1#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3851AEUD-1#TRPBF requirements.
6.How does Aetrix verify that LTC3851AEUD-1#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC3851AEUD-1#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3851AEUD-1#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC3851AEUD-1#TRPBF?
All LTC3851AEUD-1#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3851AEUD-1#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3851AEUD-1#TRPBF part is unused and in its original packaging.
Return procedure for LTC3851AEUD-1#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3851AEUD-1#TRPBF Tags

-
UCC28C45DR
Texas Instruments

-
UCC28C40DR
Texas Instruments

-
UCC28C43DR
Texas Instruments

-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments

-
MIC2102YML-TR
Microchip Technology

-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments

-
LM5155DSSR
Texas Instruments

-
LM25085MYX/NOPB
Texas Instruments

-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

