My Inquiry
My Account
Analog Devices Inc. LTC3852EUDD#PBF
- Part No.:
- LTC3852EUDD#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 24-WFQFN Exposed Pad
- Datasheet:
-
LTC3852EUDD#PBF.pdf
- Description:
- IC REG CTRLR BUCK 24QFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,277
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3852EUDD#PBF from Analog Devices (formerly Linear Technology) is a constant-frequency, current-mode synchronous step-down DC/DC controller with integrated charge pump. It supports input voltage ranges of 2.7V–5.5V (charge pump supply) and 4V–38V (controller supply), delivers ±1.25% output voltage accuracy over temperature, operates up to 750kHz, and enables logic-level N-channel MOSFETs in high-efficiency power conversion for lithium-ion powered systems.
For engineers reviewing the LTC3852EUDD#PBF datasheet, LTC3852EUDD#PBF pinout, LTC3852EUDD#PBF application, or LTC3852EUDD#PBF equivalent, key selection criteria include its dual-input architecture (VIN1 + VIN2), phase-lockable oscillator, selectable operating modes (Burst/Pulse-Skipping/CCM), integrated 5V gate drive via charge pump, and 24-lead 3mm × 5mm QFN package with exposed thermal pad.
Technical Context
The LTC3852EUDD#PBF implements a constant-frequency current-mode control loop with slope compensation, using an internal transconductance error amplifier (gm = 2 mmho) and precision 0.800V feedback reference. Its dual-supply architecture separates low-voltage charge pump operation (VIN1) from high-voltage buck regulation (VIN2), enabling self-powered gate drive without external LDOs.
It integrates a 1.2MHz switched-capacitor charge pump with regulated 4.8V–5.05V VPUMP output, supports RSENSE or DCR current sensing, and features programmable soft-start (1μA TRACK/SS current), precision RUN enable threshold (1.1V–1.35V), and MODE/PLLIN-selectable operation modes synchronized to external clocks up to 750kHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Controller Input Range (VIN2) | 4V to 38V - supports wide-input industrial and automotive rails without pre-regulation |
| Charge Pump Input Range (VIN1) | 2.7V to 5.5V - enables direct operation from single-cell Li-ion or 3.3V system rails |
| Output Voltage Accuracy | ±1.25% over temperature - ensures stable regulation across –40°C to 125°C junction range |
| Switching Frequency Range | 250kHz to 750kHz - adjustable via resistor on FREQ/PLLFLTR; phase-lockable to external clock |
| Feedback Reference Voltage | 0.800V (min 0.790V, max 0.810V) - precise setpoint for accurate output voltage programming |
| Power Good Threshold | ±10% of regulated output - PGOOD asserts only when VOUT is within tight regulation window |
| Max Duty Cycle | 99% - supports very low dropout operation for high-VIN-to-low-VOUT conversion |
Pinout & Package
Package: 24-lead (3mm × 5mm) plastic QFN with exposed thermal pad (Pin 25 = GND). Requires soldering of exposed pad to PCB for thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SENSE– (1) | Current sense comparator inverting input | Kelvin connection point for current-sense resistor or DCR network; critical for accurate peak-current detection |
| SENSE+ (2) | Current sense comparator noninverting input | Connects to high-side of sense resistor or DCR tap; completes differential current measurement path |
| PGOOD (3) | Open-drain power-good indicator | Asserts low after 17μs mask timer when VFB is within ±10% of 0.8V reference - enables system sequencing |
| GND2 (4) | Buck controller small-signal ground | Reference for feedback, compensation, and current sense; must be Kelvin-connected to CINTVCC (–) |
| BG (5) | Bottom gate driver output | Drives gate of synchronous N-MOSFET between GND2 and INTVCC; 1.1Ω pull-down resistance |
| C+ (7), C– (8) | Flying capacitor terminals | Interface to external 2.2μF ceramic flying capacitor; forms charge pump doubler stage |
| SHDN (10) | Active-low charge pump shutdown | CMOS input (VIH = 1.3V, VIL = 0.4V); disables VPUMP generation and isolates VIN1 when low |
| VIN1 (12) | Charge pump input supply | Accepts 2.7V–5.5V; powers internal charge pump - independent of main buck input VIN2 |
| VPUMP (13) | Regulated charge pump output | Delivers 4.8V–5.05V @ 50mA max; powers INTVCC, gate drivers, and control logic |
| INTVCC (14) | Internal gate drive and logic supply | Must be bypassed with ≥2.2μF low-ESR capacitor; supplies TG/BG drivers and analog circuitry |
| VIN2 (15) | Main buck controller input | 4V–38V high-voltage rail input; powers buck stage - electrically isolated from charge pump domain |
| BOOST (16) | Floating bootstrap supply node | Connects to boost capacitor (+); swings from ~INTVCC–0.7V to VIN1+INTVCC - enables high-side N-MOSFET drive |
| TG (17) | Top gate driver output | Floating driver output referenced to SW node; 2.2Ω pull-up / 1.2Ω pull-down; drives high-side N-MOSFET gate |
| SW (18) | Switch node connection | Connects to inductor and source of bottom MOSFET; experiences full VIN2-to-GND swing with fast edges |
| MODE/PLLIN (19) | Operating mode select & PLL sync input | Selects Burst Mode (50k–250kΩ to INTVCC), Pulse-Skipping (GND2), or CCM (tie to INTVCC); accepts 250–750kHz external clock |
| FREQ/PLLFLTR (20) | Oscillator frequency set & PLL filter | Resistor-to-GND sets nominal frequency (e.g., 60kΩ → 500kHz); also serves as PLL loop filter node |
| RUN (21) | Precision enable/disable control | 1.1V–1.35V rising threshold with 130mV hysteresis; internal 2μA pull-up enables simple RC startup control |
| TRACK/SS (22) | Soft-start ramp & output tracking input | 1μA internal current charges external capacitor; allows linear VOUT ramp or ratiometric tracking of master supply |
| ITH (23) | Error amplifier output & current limit control | Voltage controls peak inductor current threshold; foldback disabled during soft-start to prevent false limiting |
| VFB (24) | Feedback voltage input | Compares against 0.800V reference; connects to resistive divider from VOUT - enables precise output programming |
| GND (25, Exposed Pad) | Common ground & thermal path | Must be soldered to PCB plane; provides primary thermal conduction path (θJA = 38°C/W) |
Key Features
| Feature | Design Value |
|---|---|
| Integrated charge pump | Generates regulated 5V VPUMP from 2.7V–5.5V VIN1 - eliminates need for external bias supply or LDO |
| Selectably optimized light-load efficiency | Three user-configurable modes: Burst Mode® (high efficiency at µA loads), pulse-skipping, or forced CCM - no external components required |
| Programmable soft-start & tracking | 1μA TRACK/SS current enables precise output voltage ramp rate or seamless ratiometric tracking of other rails |
| Robust fault protection | Current foldback during short-circuit, reverse-current blocking during soft-start, and output overvoltage lockout (0.86V–0.90V at VFB) |
| High-precision regulation | ±1.25% output voltage accuracy over –40°C to 125°C, 0.02%/V line regulation, and 0.1% load regulation |
Applications
| Lithium-Ion Portable Systems | Distributed Power Architectures |
|---|---|
|
Use Scenario: Powering 1.2V/20A core logic in handheld medical devices or ruggedized tablets powered by single-cell Li-ion (3.0V–4.2V). IC Role / Device Role / Timing Role: Synchronous step-down controller managing high-current, low-VOUT conversion with minimal dropout and precise sequencing. Use Value: Enables >90% efficiency at 20A load while maintaining ±1.25% regulation and supporting safe hot-plug start-up via TRACK/SS. |
Use Scenario: Intermediate bus converter in telecom shelf delivering 3.3V/15A from 48V backplane, where compact size and thermal management are critical. IC Role / Device Role / Timing Role: High-voltage buck controller (VIN2 = 48V) powered independently by local 3.3V rail (VIN1), decoupling control and power domains. Use Value: Eliminates need for inefficient pre-regulator; 750kHz switching enables small magnetics; exposed pad ensures reliable thermal dissipation at 125°C junction. |
| Industrial Control Systems | Automotive Infotainment |
|
Use Scenario: Generating 1.8V/12A for FPGA I/O banks in PLC modules operating from 24V DC field bus with wide temperature range requirements. IC Role / Device Role / Timing Role: Precision current-mode controller with robust UVLO (3.25V), thermal shutdown coordination, and PGOOD sequencing for safety-critical firmware boot. Use Value: Guaranteed –40°C to 125°C operation, ±10% PGOOD window, and current foldback protect against field-induced shorts without derating. |
Use Scenario: Supplying 1.1V/10A CPU core in automotive head-unit SoC, requiring low EMI, high reliability, and ASIL-ready power sequencing. IC Role / Device Role / Timing Role: Phase-lockable controller synchronized to system clock (via MODE/PLLIN) to minimize beat frequencies and conducted emissions. Use Value: 250kHz–750kHz programmable frequency avoids AM band; Burst Mode maintains <100µA quiescent draw in standby; PGOOD enables fail-safe boot. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC3851AEUFD#PBF | Single-supply architecture (no separate VIN1/VIN2); lacks integrated charge pump; requires external 5V bias | Suitable for designs where 5V rail is already available; not viable for true single-cell Li-ion direct operation | Choose when board space permits external bias supply and cost sensitivity outweighs integration benefit |
| MP2918GL-Z | Fixed 600kHz frequency; no PLL sync; no charge pump; lower accuracy (±1.5% VREF); smaller 16-pin QFN | Targeted at cost-sensitive consumer applications with less stringent thermal or accuracy requirements | Choose for simplified BOM and layout where 750kHz flexibility, ±1.25% accuracy, and dual-input operation are unnecessary |
Compared with LTC3851AEUFD#PBF and MP2918GL-Z, the LTC3852EUDD#PBF uniquely supports self-powered operation from 2.7V inputs via integrated charge pump, offers tighter output accuracy, wider frequency tuning, and true dual-domain supply isolation - making it optimal for space-constrained, battery-powered, or high-reliability systems demanding design margin.
Availability
LTC3852EUDD#PBF is available at Aetrix Electronics and suitable for lithium-ion portable systems, distributed power architectures, and industrial control systems requiring stable component supply, extended temperature support (–40°C to 125°C), and long-term production continuity.
Supply support for LTC3852EUDD#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its legacy of high-performance analog and power management ICs with rigorous qualification and long-lifecycle support.
The LTC3852EUDD#PBF belongs to Linear's high-efficiency synchronous controller product line, designed specifically for compact, high-current DC/DC conversion in battery-powered and wide-input industrial systems where integration, accuracy, and thermal robustness are critical.
FAQ
What is the function of the VIN1 and VIN2 pins on the LTC3852EUDD#PBF?
The LTC3852EUDD#PBF uses two independent supply inputs: VIN1 (2.7V–5.5V) powers the integrated charge pump that generates VPUMP, while VIN2 (4V–38V) supplies the main buck regulator stage. This separation allows the LTC3852EUDD#PBF to operate from a low-voltage battery (e.g., 3.3V) while stepping down a much higher system rail - eliminating the need for an external bias supply and improving overall system efficiency.
How does the LTC3852EUDD#PBF achieve high efficiency at light loads?
The LTC3852EUDD#PBF achieves high light-load efficiency through three selectable operating modes configured via the MODE/PLLIN pin: Burst Mode® (for highest efficiency at µA–mA loads), pulse-skipping mode (for moderate efficiency with lower noise), and forced continuous conduction mode (for lowest noise and best transient response). Burst Mode® reduces switching losses by gating entire burst cycles, and reverse-current blocking prevents energy loss during inductor discharge.
Can the LTC3852EUDD#PBF be synchronized to an external clock?
Yes, the LTC3852EUDD#PBF supports external synchronization via the MODE/PLLIN pin, which functions as a phase detector input. When driven with a clean CMOS clock signal between 250kHz and 750kHz, the internal oscillator locks to the external frequency - enabling noise-sensitive systems to avoid beat frequencies and meet strict EMI requirements. The FREQ/PLLFLTR pin serves as the PLL loop filter node for stable locking.
What is the purpose of the TRACK/SS pin on the LTC3852EUDD#PBF?
The TRACK/SS pin on the LTC3852EUDD#PBF serves dual functions: soft-start control and output voltage tracking. An internal 1μA current charges an external capacitor connected to this pin, generating a linear voltage ramp that directly controls the output voltage rise time. Alternatively, applying a voltage ramp or scaled master supply to TRACK/SS causes the LTC3852EUDD#PBF output to track that reference - enabling coordinated power-up across multiple rails.
Does the LTC3852EUDD#PBF support both RSENSE and DCR current sensing?
Yes, the LTC3852EUDD#PBF supports both sensing methods. The SENSE+ and SENSE– pins accept either a discrete current-sense resistor (RSENSE) or a DCR-based network across the inductor. The controller's current comparator is optimized for low-offset operation with either method, and the maximum sense threshold (40mV–68mV) remains consistent across common-mode voltages and duty cycles - simplifying design across diverse power stage topologies.
LTC3852EUDD#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Output Type:
- Transistor Driver
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Number of Outputs:
- 1
- Output Phases:
- 1
- Voltage - Supply (Vcc/Vdd):
- 4V ~ 38V
- Frequency - Switching:
- 235kHz ~ 750kHz
- Duty Cycle (Max):
- 99%
- Synchronous Rectifier:
- Yes
- Clock Sync:
- No
- Serial Interfaces:
- -
- Control Features:
- Enable, Frequency Control, Power Good, Soft Start, Tracking
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-QFN (3x5)
LTC3852EUDD#PBF FAQ
1.How can I place an order for LTC3852EUDD#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3852EUDD#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3852EUDD#PBF reliable?
The price and inventory of LTC3852EUDD#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3852EUDD#PBF is usually 5 days.
3.What payment methods are accepted for LTC3852EUDD#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3852EUDD#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3852EUDD#PBF?
LTC3852EUDD#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3852EUDD#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3852EUDD#PBF?
For technical support, including LTC3852EUDD#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3852EUDD#PBF requirements.
6.How does Aetrix verify that LTC3852EUDD#PBF is sourced from the original manufacturer or authorized distributors?
All LTC3852EUDD#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3852EUDD#PBF meets industry standards.
7.What is the process for return or replacement of LTC3852EUDD#PBF?
All LTC3852EUDD#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3852EUDD#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3852EUDD#PBF part is unused and in its original packaging.
Return procedure for LTC3852EUDD#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3852EUDD#PBF Tags
-
UCC28C45DR
Texas Instruments
-
UCC28C40DR
Texas Instruments
-
UCC28C43DR
Texas Instruments
-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments
-
MIC2102YML-TR
Microchip Technology
-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments
-
LM5155DSSR
Texas Instruments
-
LM25085MYX/NOPB
Texas Instruments
-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
