Analog Devices Inc. LTC3870EUF-1#PBF
- Part No.:
- LTC3870EUF-1#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 24-WFQFN Exposed Pad
- Datasheet:
-
LTC3870EUF-1#PBF.pdf
- Description:
- IC REG CTRLR BUCK 24QFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,330
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3870EUF-1#PBF from Analog Devices (formerly Linear Technology) is a PolyPhase® step-down slave controller designed for multiphase DC/DC systems operating with the LTC3887-1 master controller. It delivers precise per-phase current regulation across two channels, supports 4.5V–60V input, 0.5V–14V output, and 100kHz–1MHz synchronized switching frequency, enabling high-current power delivery in telecom and industrial base station supplies.
For engineers reviewing the LTC3870EUF-1#PBF datasheet, LTC3870EUF-1#PBF pinout, LTC3870EUF-1#PBF application, or LTC3870EUF-1#PBF equivalent, key selection criteria include phase-shift programmability via PHASMD, dual-channel ITH-based current sharing, ILIM-selectable 50mV/75mV current sense thresholds, and QFN-24 package compatibility with thermal pad grounding requirements.
Technical Context
The LTC3870EUF-1#PBF implements peak current mode control with external synchronization via SYNC pin, using an integrated PLL to lock to master-generated clocks from the LTC3887-1. Its dual PWM outputs drive external gate drivers or DrMOS devices, while independent RUN0/RUN1 enable control and FAULT0/FAULT1 fault response ensure coordinated startup/shutdown and protection across phases.
Current sensing is performed differentially on ISENSE0±/ISENSE1± with programmable range selection via ILIM (GND = 50mV max, INTVCC = 75mV max), and phase alignment is set by PHASMD voltage (GND, 1/3 INTVCC, 2/3 INTVCC, or INTVCC), yielding four discrete channel-to-SYNC phase relationships per channel - e.g., 180°/0° at GND, 90°/270° at INTVCC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5V to 60V - supports wide-range industrial and telecom inputs; EXTVCC switchover activates above VIN = 6.5V |
| Output Voltage Range | 0.5V to 14V - regulated by master controller; LTC3870EUF-1#PBF only controls per-phase current |
| Switching Frequency Range | 100kHz to 1MHz - synchronized to external clock via SYNC pin; FREQ pin sets default frequency with 10µA current source |
| Current Sense Threshold | 50mV (low range) or 75mV (high range) - selected by ILIM pin; matches MFR_PWM_MODE_3887-1 register bit 7 for balanced sharing |
| Phase Shift Control | Four discrete settings via PHASMD voltage - enables 0°, 60°, 90°, 120°, 180°, 240°, 270°, 300° relative offsets between SYNC and PWM0/PWM1 |
| Operating Junction Temp | –40°C to +125°C - specified and guaranteed for industrial-grade operation; θJA = 46.9°C/W |
| Package | 24-pin (4mm × 4mm) QFN with exposed thermal pad - requires soldered GND connection for thermal and electrical performance |
Pinout & Package
Package: 24-lead (4mm × 4mm) plastic QFN with exposed pad (Pin 25), rated for –40°C to +125°C junction temperature. Exposed pad must be soldered to PCB ground for thermal management and signal integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ISENSE0+, ISENSE1+ | Current sense comparator positive inputs | Connect to DCR network or RSENSE high-side node; differential sensing enables accurate per-phase current measurement |
| ISENSE0−, ISENSE1− | Current sense comparator negative inputs | Connect to DCR network or RSENSE low-side node; matched layout required vs master for balanced sharing |
| RUN0, RUN1 | Channel enable inputs | Logic-high (>2.0V) enables corresponding PWM channel; internally pulled down (500kΩ); tied to LTC3887-1 RUN pins in multiphase |
| MODE0, MODE1 | DCM/CCM mode control | Logic-high (>2.0V) forces continuous conduction mode; floating or GND defaults to discontinuous mode for light-load efficiency |
| ITH0, ITH1 | Current threshold control inputs | Tied directly to master's ITH outputs; voltage sets per-phase peak current limit; critical for dynamic current sharing |
| ILIM | Current sense range select | GND = 50mV max threshold (low range); INTVCC = 75mV max (high range); 1/3 or 2/3 INTVCC enables asymmetric channel ranges |
| SYNC | External clock synchronization input | Falling-edge triggered; locks internal PLL to master's clock; must not be floated; enables coherent multi-controller timing |
| PHASMD | Phase offset programming input | Voltage selects relative phase between SYNC and PWM0/PWM1 (e.g., GND → 180°/0°, INTVCC → 90°/270°) |
| PWM0, PWM1 | Top-gate drive outputs | Three-state compatible; swing from GND to VCC0/VCC1; drives external gate drivers, DrMOS, or discrete MOSFETs |
| VCC0, VCC1 | PWM driver supply rails | Decoupled with 0.1µF capacitor; can be tied to INTVCC or powered separately for optimized gate drive strength |
| INTVCC | Internal 5V regulator output | Powers core logic; bypassed with ≥4.7µF low-ESR capacitor; not short-circuit protected |
| EXTVCC | External 5V regulator input | Enables alternate LDO path when >4.8V and VIN >6.5V; improves efficiency in high-VIN systems; max 14V rating |
| FAULT0, FAULT1 | Fault response inputs | Driven high by master GPIO during faults; forces corresponding PWM into three-state; internally pulled down (500kΩ) |
| FREQ | Frequency setting input | 10µA current sink; resistor to GND sets default oscillator frequency before SYNC lock; supports 100kHz–1MHz range |
| VIN | Main input supply | Bypassed with 0.1µF–1µF capacitor; powers INTVCC LDO; primary input path for controller bias |
| GND (Pins 16, 25) | Signal and thermal ground | Exposed pad (Pin 25) must be soldered to PCB ground plane for thermal dissipation and noise immunity |
Key Features
| Feature | Design Value |
|---|---|
| Dual-channel PolyPhase slave control | Enables scalable high-current designs by cascading with LTC3887-1 master; supports up to 6-phase configurations |
| Programmable phase alignment | PHASMD pin selects four discrete phase offsets per channel, minimizing input capacitor RMS current and EMI |
| Matched current sensing architecture | ILIM-selectable 50mV/75mV thresholds and differential ISENSE± inputs ensure <±3% per-phase current matching |
| Robust multiphase coordination | RUN/FAULT/ITH/SYNC pin compatibility with LTC3887-1 eliminates need for additional I²C addresses or firmware changes |
| Flexible power supply options | INTVCC LDO (VIN-powered) and EXTVCC LDO (external rail-powered) allow optimization for efficiency or thermal performance |
Applications
| Telecom Base Station Power | Industrial PLC CPU Core Supply |
|---|---|
Use Scenario: High-efficiency 48V-to-1.8V conversion delivering 120A+ to multicore processors in 5G radio units. IC Role / Device Role / Timing Role: Slave controller providing per-phase current regulation and phase-aligned PWM signals under LTC3887-1 master supervision. Use Value: Enables 6-phase operation with <±2% current imbalance across all phases, reducing input ripple by 75% vs single-phase design. |
Use Scenario: Programmable logic controller requiring stable 3.3V/30A supply with fast transient response to FPGA configuration loads. IC Role / Device Role / Timing Role: Two-channel slave managing parallel power stages; synchronizes switching to master clock for deterministic load-step behavior. Use Value: Achieves <50µs recovery from 0A→30A load steps while maintaining ±1% output regulation via coordinated ITH-driven current sharing. |
| High-Density Server VRM | Test Equipment Power Module |
Use Scenario: Compact 12V-input VRM supplying 1.0V/80A to AI accelerator cards in data center servers. IC Role / Device Role / Timing Role: Cascaded slave extending LTC3887-1 master to add two extra phases; uses EXTVCC from 12V rail to reduce thermal stress. Use Value: Delivers >93% efficiency at full load with 4-phase interleaving, lowering input capacitor RMS current and board area by 40%. |
Use Scenario: Modular power supply unit requiring programmable output voltage and fault reporting for automated test systems. IC Role / Device Role / Timing Role: Slave controller implementing precise current limiting and phase-shifted PWM for calibrated load bank control. Use Value: Supports PMBus-compatible fault signaling via FAULT0/FAULT1 and enables remote current range reconfiguration via ILIM voltage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multiphase slave controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC3870IUF-1#PBF | Identical functionality and pinout; rated for –40°C to +125°C with full specification guarantee over full range | Required for extended-temperature industrial deployments where junction temperature exceeds 85°C | Select LTC3870IUF-1#PBF when full temperature-range validation is mandatory; LTC3870EUF-1#PBF is qualified for same range but specified with design assurance |
| LTC3870EUF#PBF | Omits "-1" suffix; supports legacy LTC3880/LTC3882 masters instead of LTC3887-1; lacks PHASMD pin and phase-shift capability | Applicable only in non-synchronized, fixed-phase-count systems without digital power system management | Choose LTC3870EUF#PBF only for backward compatibility with older master controllers; LTC3870EUF-1#PBF is required for LTC3887-1 interoperability |
Compared with LTC3870IUF-1#PBF, the LTC3870EUF-1#PBF offers identical electrical performance but with design-assured specifications over –40°C to +125°C rather than fully tested guarantees; compared with LTC3870EUF#PBF, it adds PHASMD-controlled phase shifting and full LTC3887-1 feature parity including ITH-based dynamic current sharing.
Availability
LTC3870EUF-1#PBF is available at Aetrix Electronics and suitable for telecom base station power, industrial PLC CPU core supplies, and high-density server VRMs requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for LTC3870EUF-1#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains full product support, documentation, and manufacturing continuity for the LTC portfolio.
The LTC3870EUF-1#PBF belongs to Linear's PolyPhase® digital power system management IC family, engineered specifically to extend master controllers like the LTC3887-1 in high-current, multi-phase DC/DC converter applications.
FAQ
What is the primary function of the LTC3870EUF-1#PBF in a power system?
The LTC3870EUF-1#PBF functions exclusively as a PolyPhase® step-down slave controller, providing per-phase current regulation and synchronized PWM outputs under supervision of a master controller such as the LTC3887-1. It does not regulate output voltage directly; instead, it ensures precise current sharing across phases by responding to ITH voltage commands and phase alignment signals. The LTC3870EUF-1#PBF enables scalable high-current designs without adding I²C complexity or address conflicts.
How does the PHASMD pin affect timing in the LTC3870EUF-1#PBF?
The PHASMD pin on the LTC3870EUF-1#PBF sets the relative phase offset between the external SYNC clock and each PWM output: at GND, PWM0 leads SYNC by 180° and PWM1 aligns with SYNC; at INTVCC, PWM0 leads by 90° and PWM1 by 270°. This programmability allows interleaving up to six phases (with multiple LTC3870EUF-1#PBF and LTC3887-1 units), reducing input capacitor RMS current and improving thermal distribution. The LTC3870EUF-1#PBF implements these offsets using an internal resistor divider and comparator network.
Can the LTC3870EUF-1#PBF operate without a master controller?
No - the LTC3870EUF-1#PBF is not a standalone controller and requires coordination with a compatible master such as the LTC3887-1. It lacks voltage feedback circuitry, error amplifiers, and output voltage programming; its ITH pins must be driven by the master to set per-phase current limits, and its RUN/FAULT/SYNC pins depend on master signals for sequencing and protection. Attempting autonomous operation results in undefined behavior or failure to regulate. The LTC3870EUF-1#PBF is designed solely as a current-regulating extension of the master's control loop.
What are the key differences between the ILIM pin configurations on the LTC3870EUF-1#PBF?
The ILIM pin on the LTC3870EUF-1#PBF selects current sense threshold range: GND sets both channels to 50mV maximum (low range); INTVCC sets both to 75mV (high range); 1/3 INTVCC configures Channel 0 high / Channel 1 low; 2/3 INTVCC or floating configures Channel 0 low / Channel 1 high. These settings must match the MFR_PWM_MODE_3887-1 register bit 7 in the master to prevent current imbalance. The LTC3870EUF-1#PBF uses this 4-level logic to enable asymmetric current scaling across phases for optimized thermal distribution.
How does EXTVCC improve thermal performance in the LTC3870EUF-1#PBF?
EXTVCC on the LTC3870EUF-1#PBF enables an alternate 5V LDO path that powers INTVCC from an external rail (e.g., system 12V) instead of the main VIN supply, reducing power dissipation in the VIN-to-INTVCC LDO. This is active only when EXTVCC > 4.8V and VIN > 6.5V, and improves efficiency by up to 15% in high-input-voltage applications. The LTC3870EUF-1#PBF integrates dedicated overvoltage protection (14V max) and load regulation (±2%) on EXTVCC, making it safe for direct connection to standard intermediate bus rails.
LTC3870EUF-1#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- PolyPhase®
- Package/Case:
- 24-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Output Type:
- PWM Signal
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Number of Outputs:
- 2
- Output Phases:
- 2
- Voltage - Supply (Vcc/Vdd):
- 4.5V ~ 60V
- Frequency - Switching:
- 500kHz
- Duty Cycle (Max):
- -
- Synchronous Rectifier:
- No
- Clock Sync:
- Yes
- Serial Interfaces:
- -
- Control Features:
- Current Limit, Enable, Frequency Control, Phase Control
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-QFN (4x4)
LTC3870EUF-1#PBF FAQ
1.How can I place an order for LTC3870EUF-1#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3870EUF-1#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3870EUF-1#PBF reliable?
The price and inventory of LTC3870EUF-1#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3870EUF-1#PBF is usually 5 days.
3.What payment methods are accepted for LTC3870EUF-1#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3870EUF-1#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3870EUF-1#PBF?
LTC3870EUF-1#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3870EUF-1#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3870EUF-1#PBF?
For technical support, including LTC3870EUF-1#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3870EUF-1#PBF requirements.
6.How does Aetrix verify that LTC3870EUF-1#PBF is sourced from the original manufacturer or authorized distributors?
All LTC3870EUF-1#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3870EUF-1#PBF meets industry standards.
7.What is the process for return or replacement of LTC3870EUF-1#PBF?
All LTC3870EUF-1#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3870EUF-1#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3870EUF-1#PBF part is unused and in its original packaging.
Return procedure for LTC3870EUF-1#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3870EUF-1#PBF Tags

-
UCC28C45DR
Texas Instruments

-
UCC28C40DR
Texas Instruments

-
UCC28C43DR
Texas Instruments

-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments

-
MIC2102YML-TR
Microchip Technology

-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments

-
LM5155DSSR
Texas Instruments

-
LM25085MYX/NOPB
Texas Instruments

-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

